in Others edited by
2 views
0 votes
0 votes

GATE ECE 2009 | Question-38

Refer to the NAND and NOR latches shown in the figure. The inputs $\left(P_{1}, P_{2}\right)$ for both the latches are first made $(0,1)$ and then, after a few seconds, made $(1,1)$. The corresponding stable outputs $\left(Q_{1}, Q_{2}\right)$ are

  1. NAND: first $(0,1)$ then $(0,1)$ NOR: first $(1,0)$ then $(0,0)$
  2. NAND: first $(1,0)$ then $(1,0)$ NOR: first $(1,0)$ then $(1,0)$
  3. NAND: first $(1,0)$ then $(1,0)$ NOR: first $(1,0)$ then $(0,0)$
  4. NAND: first $(1,0)$ then $(1,1)$ NOR: first $(0,1)$ then $(0,1)$
in Others edited by
by
32.7k points
2 views

Please log in or register to answer this question.

Welcome to GO Electronics, where you can ask questions and receive answers from other members of the community.