in Others edited by
3 views
0 votes
0 votes

GATE ECE 2008 | Question-60

For the circuit shown in the figure, $\mathrm{D}$ has a transition from $0$ to $1$ after CLK changes from $1$ to $0 .$ Assume gate delays to be negligible.


Which of the following statements is true?

  1. $Q$ goes to $1$ at the CLK transition and stays at $1.$
  2. $Q$ goes to $0$ at the CLK transition and stays at $0.$
  3. $Q$ goes to $1$ at the CLK transition and goes to $0$ when $D$ goes to $1.$
  4. $Q$ goes to $0$ at the CLK transition and goes to $1$ when $\mathrm{D}$ goes to $1.$
in Others edited by
by
32.7k points
3 views

Please log in or register to answer this question.

Welcome to GO Electronics, where you can ask questions and receive answers from other members of the community.