Electronis Discussion

GATE2014-2-41

0 like 0 dislike
37 views

The outputs of the two flip-flops $Q1$, $Q2$ in the figure shown are initialized to $0,0$. The sequence generated at $Q1$ upon application of clock signal is 

                               

                                 

               

  1. $01110 \dots$
  2. $01010\dots$
  3. $00110\dots$
  4. $01100\dots$
in Digital Circuits by (15.8k points)
retagged by | 37 views

Please log in or register to answer this question.

← Prev Question Next Question →
← Prev. Qn. in Cat. Next Qn. in Cat. →
Answer:
Welcome to GO Electronics, where you can ask questions and receive answers from other members of the community.
1,174 questions
78 answers
11 comments
43,898 users