Electronis Discussion
0 votes

A 4-bit shift register circuit configuration for right-shift operation, i.e. $D_{in}\rightarrow A,A\rightarrow B,B\rightarrow C,C\rightarrow D$, is shown. If the present state of the shift register is $ABCD=1101$, the number of clock cycles required to reach the state $ABCD=1111$ is _________.


in Digital Circuits by (2.7k points)
recategorized by

Please log in or register to answer this question.

Welcome to GO Electronics, where you can ask questions and receive answers from other members of the community.
1,042 questions
39 answers
42,714 users