For a given sample-and-hold circuit, if the value of the hold capacitor is increased, then
- droop rate decreases and acquisition time decreases
- droop rate decreases and acquisition time increases
- droop rate increases and acquisition time decreases
- droop rate increases and acquisition time increases