65 views

0 votes

The circuit shown consists of J-K flip-flops, each with an active low asynchronous reset $(\overline{R_{d}}\:\text{input}).$ The counter corresponding to this circuit is

- a modulo-$5$ binary up counter
- a modulo-$6$ binary down counter
- a modulo-$5$ binary down counter
- a modulo-$6$ binary up counter