For the circuit shown in the figure, P and Q are the inputs and Y is the output.
The logic implemented by the circuit is