Electronis Discussion
0 votes
32 views

For the circuit shown in the figure, the delay of the bubbled NAND gate is $2\:ns$ and that of the counter is assumed to be zero. 

If the clock (Clk) frequency is $1\:GHz$, then the counter behaves as a 

  1. $\text{mod}-5\:\text{counter}$
  2. $\text{mod}-6\:\text{counter}$
  3. $\text{mod}-7\:\text{counter}$
  4. $\text{mod}-8\:\text{counter}$
in Digital Circuits by (15.8k points)
retagged by | 32 views

Please log in or register to answer this question.

Answer:
Welcome to GO Electronics, where you can ask questions and receive answers from other members of the community.
1,174 questions
78 answers
11 comments
43,964 users