Register
Filter

Hot questions in Analog Circuits

1 votes
1 answer
1
GATE ECE 2020 | Question: 18
In the circuit shown below, all the components are ideal. If $V_{i}$ is $+2\:V$, the current $I_{o}$ sourced by the op-amp is __________ $\text{mA}$.
In the circuit shown below, all the components are ideal. If $V_{i}$ is $+2\:V$, the current $I_{o}$ sourced by the op-amp is __________ $\text{mA}$.
0 votes
0 answers
6
GATE ECE 2014 Set 3 | Question: 13
The figure shows a half-wave rectifier. The diode $D$ is ideal. The average steady-state current (in Amperes) through the diode is approximately ___________.
The figure shows a half-wave rectifier. The diode $D$ is ideal. The average steady-state current (in Amperes) through the diode is approximately ___________.
0 votes
0 answers
8
GATE ECE 2016 Set 3 | Question: 15
In the astable multivibrator circuit shown in the figure, the frequency of oscillation (in kHz) at the output pin $3$ is _______
In the astable multivibrator circuit shown in the figure, the frequency of oscillation (in kHz) at the output pin $3$ is _______
0 votes
0 answers
9
GATE ECE 2016 Set 1 | Question: 17
The output of the combinational circuit given below is $A+B+C$ $A(B+C)$ $B(C+A)$ $C(A+B)$
The output of the combinational circuit given below is $A+B+C$$A(B+C)$$B(C+A)$$C(A+B)$
0 votes
0 answers
13
GATE ECE 2016 Set 3 | Question: 14
Consider the circuit shown in the figure. Assuming $V_{EE1} = V_{EE2} = 0.7$ volt, the value of the dc voltage $V_{C2}$(in volt) is _______
Consider the circuit shown in the figure. Assuming $V_{EE1} = V_{EE2} = 0.7$ volt, the value of the dc voltage $V_{C2}$(in volt) is _______
0 votes
0 answers
14
GATE ECE 2015 Set 3 | Question: 10
If the base width in a bipolar junction transistor is doubled, which one of the following statements will be TRUE? Current gain will increase Unity gain frequency will increase Emitter-base junction capacitance will increase Early Voltage will increase
If the base width in a bipolar junction transistor is doubled, which one of the following statements will be TRUE? Current gain will increase Unity gain frequency will in...
0 votes
0 answers
15
GATE ECE 2015 Set 2 | Question: 11
If the circuit shown has to function as a clamping circuit, then which one of the following conditions should be satisfied for the sinusoidal signal of period $T?$ $RC \ll T$ $RC = 0.35\: T$ $RC \approx T$ $RC \gg T$
If the circuit shown has to function as a clamping circuit, then which one of the following conditions should be satisfied for the sinusoidal signal of period $T?$$RC \l...
0 votes
0 answers
16
GATE ECE 2016 Set 1 | Question: 34
In the circuit shown in the figure, the maximum power (in watt) delivered to the resistor $R$ is _______
In the circuit shown in the figure, the maximum power (in watt) delivered to the resistor $R$ is _______
0 votes
0 answers
21
GATE ECE 2015 Set 2 | Question: 42
In the ac equivalent circuit shown, the two BJTs are biased in active region and have identical parameters with $\beta \gg 1$. The open circuit small signal voltage gain is approximately _______.
In the ac equivalent circuit shown, the two BJTs are biased in active region and have identical parameters with $\beta \gg 1$. The open circuit small signal voltage gain ...
0 votes
0 answers
23
GATE ECE 2015 Set 2 | Question: 13
In the bistable circuit shown, the ideal opamp has saturation levels of $\pm\: 5\: V.$ The value of $R_{1} \text{(in}\: k\Omega)$ that gives a hysteresis width of $500\: mV$ is ________.
In the bistable circuit shown, the ideal opamp has saturation levels of $\pm\: 5\: V.$ The value of $R_{1} \text{(in}\: k\Omega)$ that gives a hysteresis width of $500\: ...
0 votes
0 answers
24
GATE ECE 2015 Set 3 | Question: 12
In the circuit shown using an ideal opamp, the $3$-dB cut-off frequency (in Hz) is _______.
In the circuit shown using an ideal opamp, the $3$-dB cut-off frequency (in Hz) is _______.
0 votes
0 answers
26
GATE ECE 2015 Set 3 | Question: 9
In the circuit shown, the voltage $V_{X}$ (in Volts) is ________.
In the circuit shown, the voltage $V_{X}$ (in Volts) is ________.
0 votes
0 answers
27
GATE ECE 2015 Set 1 | Question: 42
In the circuit shown, $I_1=80$ mA and $I_2=4$ mA. Transistors $T_1$ and $T_2$ are identical. Assume that the thermal voltage $V_T$ is $26$ mV at $27^{\circ}C$. At $50^{\circ}C$, the value of the voltage $V_{12}=V_1 - V_2$ (in mV) is _______.
In the circuit shown, $I_1=80$ mA and $I_2=4$ mA. Transistors $T_1$ and $T_2$ are identical. Assume that the thermal voltage $V_T$ is $26$ mV at $27^{\circ}C$. At $50^{\c...
0 votes
0 answers
31
GATE ECE 2015 Set 2 | Question: 40
Assuming that the opamp in the circuit shown below is ideal, the output voltage ܸ$V_{o}$ (in volts) is________.
Assuming that the opamp in the circuit shown below is ideal, the output voltage ܸ$V_{o}$ (in volts) is________.
0 votes
0 answers
38
GATE ECE 2014 Set 3 | Question: 14
An analog voltage in the range $0$ to $8$ V is divided in $16$ equal intervals for conversion to $4$-bit digital output. The maximum quantization error (in V) is __________
An analog voltage in the range $0$ to $8$ V is divided in $16$ equal intervals for conversion to $4$-bit digital output. The maximum quantization error (in V) is ________...
0 votes
0 answers
39
GATE ECE 2015 Set 1 | Question: 11
For the circuit with ideal diodes shown in the figure, the shape of the output $v_{\text{out}}$ for the given sine wave input $v_{\text{in}}$ will be
For the circuit with ideal diodes shown in the figure, the shape of the output $v_{\text{out}}$ for the given sine wave input $v_{\text{in}}$ will be
0 votes
0 answers
40
GATE ECE 2016 Set 2 | Question: 11
The Ebers-Moll model of a $BJT$ is valid only in active mode only in active and saturation modes only in active and cut-off modes in active, saturation and cut-off modes
The Ebers-Moll model of a $BJT$ is valid only in active modeonly in active and saturation modesonly in active and cut-off modesin active, saturation and cut-off modes
Page: