GO Electronics
Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Questions
Unanswered
Tags
Subjects
Users
Ask
New Blog
Blogs
Exams
Dark Mode
Filter
Recent
Hot!
Most votes
Most answers
Most views
Previous GATE
Featured
Highest voted questions in Digital Circuits
0
votes
0
answers
41
GATE ECE 2015 Set 3 | Question: 37
A universal logic gate can implement any Boolean function by connecting sufficient number of them appropriately. Three gates are shown. Which one of the following statements is TRUE? Gate $1$ is a universal gate Gate $2$ is a universal gate Gate $3$ is a universal gate None of the gates shown is a universal gate
Milicevic3306
asked
in
Number Representations
Mar 28, 2018
by
Milicevic3306
15.8k
points
79
views
gate2015-ec-3
digital-circuits
combinational-circuits
logic-gates
0
votes
0
answers
42
GATE ECE 2015 Set 3 | Question: 38
An SR latch is implemented using TTL gates as shown in the figure. The set and reset pulse inputs are provided using the push-button switches. It is observed that the circuit fails to work as desired. The SR latch can be made functional by changing NOR gates to NAND gates inverters to buffers NOR gates to NAND gates and inverters to buffers $5\: V$ to ground
Milicevic3306
asked
in
Number Representations
Mar 28, 2018
by
Milicevic3306
15.8k
points
90
views
gate2015-ec-3
digital-circuits
sequential-circuit
flip-flops
0
votes
0
answers
43
GATE ECE 2015 Set 3 | Question: 49
Two sequences $x_{1}[n]$ and $x_{2}[n]$ have the same energy. Suppose $x_{1}[n]=\alpha\: 0.5 ^{n}\:u[n],$ where $\alpha$ is a positive real number and $u[n]$is the unit step sequence. Assume ݊$x_{2}[n]= \begin{cases} \sqrt{1.5}& \text{for } n = 0,1 \\ 0 &\text{otherwise.} \end{cases}$ Then the value of $\alpha$ is _________.
Milicevic3306
asked
in
Digital Circuits
Mar 28, 2018
by
Milicevic3306
15.8k
points
41
views
gate2015-ec-3
numerical-answers
digital-circuits
0
votes
0
answers
44
GATE ECE 2015 Set 2 | Question: 14
In the figure shown, the output ܻ$Y = AB + \overline{C}\:\:\overline{D}$ is required to be ܻ The gates $G1$ and $G2$ must be, respectively, NOR, OR OR, NAND NAND, OR AND,NAND
Milicevic3306
asked
in
Number Representations
Mar 28, 2018
by
Milicevic3306
15.8k
points
77
views
gate2015-ec-2
digital-circuits
combinational-circuits
logic-gates
0
votes
0
answers
45
GATE ECE 2015 Set 2 | Question: 15
In an $8085$ microprocessor, which one of the following instructions changes the content of the accumulator? MOV B, M PCHL RNZ SBI BEH
Milicevic3306
asked
in
Digital Circuits
Mar 28, 2018
by
Milicevic3306
15.8k
points
69
views
gate2015-ec-2
digital-circuits
microprocessor-8085
0
votes
0
answers
46
GATE ECE 2015 Set 2 | Question: 16
A mod-$n$ counter using a synchronous binary up-counter with synchronous clear input is shown in the figure. The value of $n$ is _______.
Milicevic3306
asked
in
Number Representations
Mar 28, 2018
by
Milicevic3306
15.8k
points
139
views
gate2015-ec-2
numerical-answers
digital-circuits
sequential-circuit
counters
0
votes
0
answers
47
GATE ECE 2015 Set 2 | Question: 36
A function of Boolean variables $X, Y$ and $Z$ is expressed in terms of the min-terms as $F(X, Y, Z) = \Sigma (1, 2, 5, 6, 7)$ Which one of the product of sums given below is equal to the function $F(X, Y, Z)?$ ...
Milicevic3306
asked
in
Digital Circuits
Mar 28, 2018
by
Milicevic3306
15.8k
points
72
views
gate2015-ec-2
digital-circuits
boolean-algebra
0
votes
0
answers
48
GATE ECE 2015 Set 2 | Question: 37
The figure shows a binary counter with synchronous clear input. With the decoding logic shown, the counter works as a mod-$2$ counter mod-$4$ counter mod-$5$ counter mod-$6$ counter
Milicevic3306
asked
in
Number Representations
Mar 28, 2018
by
Milicevic3306
15.8k
points
105
views
gate2015-ec-2
digital-circuits
sequential-circuit
counters
0
votes
0
answers
49
GATE ECE 2015 Set 2 | Question: 38
A $1$-to-$8$ demultiplexer with data input $D_{in}$ , address inputs $S_{0}, S_{1}, S_{2}$ (with $S_{0}$ as the LSB) and $\overline{Y_{0}}$ to $\overline{Y_{7}}$ as the eight demultiplexed outputs, is to be designed using two $2$-to-$4$ ... $D_{in}, S_{0}, S_{1}, S_{2} $ $D_{in}, S_{2}, S_{0}, S_{1}$
Milicevic3306
asked
in
Digital Circuits
Mar 28, 2018
by
Milicevic3306
15.8k
points
108
views
gate2015-ec-2
digital-circuits
combinational-circuits
decoders
0
votes
0
answers
50
GATE ECE 2015 Set 1 | Question: 14
In an 8085 microprocessor, the shift registers which store the result of an addition and the overflow bit are, respectively B and F A and F H and F A and C
Milicevic3306
asked
in
Digital Circuits
Mar 28, 2018
by
Milicevic3306
15.8k
points
51
views
gate2015-ec-1
digital-circuits
microprocessor-8085
0
votes
0
answers
51
GATE ECE 2015 Set 1 | Question: 15
A $16$ Kb ($=16,384$ bits) memory array is designed as a square with an aspect ratio of one (number of rows is equal to the number of columns). The minimum number of address lines needed for the row decoder is ___________
Milicevic3306
asked
in
Digital Circuits
Mar 28, 2018
by
Milicevic3306
15.8k
points
56
views
gate2015-ec-1
numerical-answers
digital-circuits
decoders
0
votes
0
answers
52
GATE ECE 2015 Set 1 | Question: 16
Consider a four bit $D$ to $A$ converter. The analog value corresponding to digital signals of values $0000$ and $0001$ are $0$ V and $0.0625$ V respectively. The analog value (in Volts) corresponding to the digital signal $1111$ is _________
Milicevic3306
asked
in
Digital Circuits
Mar 28, 2018
by
Milicevic3306
15.8k
points
66
views
gate2015-ec-1
numerical-answers
digital-circuits
0
votes
0
answers
53
GATE ECE 2015 Set 1 | Question: 36
The Boolean expression $F(X,Y,Z) = \overline{X} \: Y \: \overline{Z}+ X \: \overline{Y} \: \overline{Z}+ X \: Y \: \overline{Z} + X \: Y \: Z$ ... $(X+\overline{Y}+\overline{Z})(\overline{X}+Y+Z)(\overline{X}+\overline{Y}+Z)(X + Y + Z)$
Milicevic3306
asked
in
Digital Circuits
Mar 28, 2018
by
Milicevic3306
15.8k
points
44
views
gate2015-ec-1
boolean-algebra
digital-circuits
0
votes
0
answers
54
GATE ECE 2015 Set 1 | Question: 38
A $3$-input majority gate is defined by the logic function $M(a,b,c)=ab+bc+ca$. Which one of the following gates is represented by the function $M(\overline{M(a,b,c)}, M(a,b,\overline{c}),c)$? $3$-input NAND gate $3$-input XOR gate $3$-input NOR gate $3$-input XNOR gate
Milicevic3306
asked
in
Digital Circuits
Mar 28, 2018
by
Milicevic3306
15.8k
points
43
views
gate2015-ec-1
digital-circuits
logic-gates
0
votes
0
answers
55
GATE ECE 2014 Set 4 | Question: 14
For a given sample-and-hold circuit, if the value of the hold capacitor is increased, then droop rate decreases and acquisition time decreases droop rate decreases and acquisition time increases droop rate increases and acquisition time decreases droop rate increases and acquisition time increases
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
29
views
gate2014-ec-4
digital-circuits
sample-and-hold-circuits
0
votes
0
answers
56
GATE ECE 2014 Set 4 | Question: 15
In the circuit shown in the figure, if $C=0$, the expression for $Y$ is $Y=A \overline{B} + \overline{A}B$ $Y=A+B$ $Y=\overline{A} + \overline{B}$ $Y=A \: B$
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
58
views
gate2014-ec-4
digital-circuits
combinational-circuits
logic-gates
0
votes
0
answers
57
GATE ECE 2014 Set 4 | Question: 16
The output $(Y)$ of the circuit shown in the figure is $\overline{A} + \overline{B} +C$ $A + \overline{B} \cdot \overline{C} + A \cdot \overline{C}$ $\overline{A} +B+\overline{C}$ $A \cdot B \cdot \overline{C}$
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
88
views
gate2014-ec-4
digital-circuits
0
votes
0
answers
58
GATE ECE 2014 Set 4 | Question: 36
An N-type semiconductor having uniform doping is biased as shown in the figure. If $E_C$ is the lowest energy level of the conduction band, $E_V$ is the highest energy level of the valance band and $E_F$ is the Fermi level, which one of the following represents the energy band diagram for the biased N-type semiconductor?
Milicevic3306
asked
in
Number Representations
Mar 26, 2018
by
Milicevic3306
15.8k
points
50
views
gate2014-ec-4
digital-circuits
semiconductor
0
votes
0
answers
59
GATE ECE 2014 Set 4 | Question: 40
An $8$- to $1$ multiplexer is used to implement a logical function $Y$ as shown in the figure. The output $Y$ is given by $Y = A \: \overline{B} \:C+A \: \overline{C} \:D$ $Y = \overline{A} \: B \:C +A \: \overline{B} \: D$ $Y = A \: B \: \overline{C} + \overline{A} \: C \:D$ $Y= \overline{A} \: \overline{B} \: D + A \: \overline{B} \: C$
Milicevic3306
asked
in
Number Representations
Mar 26, 2018
by
Milicevic3306
15.8k
points
81
views
gate2014-ec-4
digital-circuits
combinational-circuits
multiplexers
0
votes
0
answers
60
GATE ECE 2014 Set 4 | Question: 42
An $8085$ microprocessor executes $ STA 1234H $ with starting address location $1FFEH$ (STA copies the contents of the Accumulator to the $16$ ... $1FH, FEH, 1FH, FFH, 12H$ $1FH, 1FH, 12H, 12H$ $1FH, 1FH, 12H, 20H, 12H$
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
39
views
gate2014-ec-4
digital-circuits
microprocessor-8085
0
votes
0
answers
61
GATE ECE 2014 Set 3 | Question: 15
The circuit shown in the figure is a Toggle Flip Flop JK Flip Flop SR Latch Master-Slave D Flip Flop
Milicevic3306
asked
in
Number Representations
Mar 26, 2018
by
Milicevic3306
15.8k
points
76
views
gate2014-ec-3
digital-circuits
sequential-circuit
flip-flops
0
votes
0
answers
62
GATE ECE 2014 Set 3 | Question: 16
Consider the multiplexer based logic circuit shown in the figure. Which one of the following Boolean functions is realized by the circuit? $F= W \overline{S_1} \: \overline{S_2}$ $F= WS_1+WS_2 + S_{1}S_{2}$ $F= \overline{W}+S_{1}+S_{2}$ $F= W\oplus S_{1}\oplus S_{2}$
Milicevic3306
asked
in
Number Representations
Mar 26, 2018
by
Milicevic3306
15.8k
points
92
views
gate2014-ec-3
digital-circuits
combinational-circuits
multiplexers
0
votes
0
answers
63
GATE ECE 2014 Set 3 | Question: 40
If WL is the Word Line and BL the Bit Line, an SRAM cell is shown in
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
45
views
gate2014-ec-3
digital-circuits
sram
0
votes
0
answers
64
GATE ECE 2014 Set 3 | Question: 41
In the circuit shown, $W$ and $Y$ are MSBs of the control inputs. The output $F$ is given by $F= W\overline{X}+\overline{W}X+\overline{Y}\overline{Z}$ $F= W\overline{X}+\overline{W}X+\overline{Y}Z$ $F= W\overline{X}\overline{Y}+\overline{W}X\overline{Y}$ $F= ( \overline{W}+\overline{X} )\overline{Y}\overline{Z}$
Milicevic3306
asked
in
Number Representations
Mar 26, 2018
by
Milicevic3306
15.8k
points
101
views
gate2014-ec-3
digital-circuits
combinational-circuits
multiplexers
0
votes
0
answers
65
GATE ECE 2014 Set 3 | Question: 42
If $X$ and $Y$ are inputs and the Difference $(D=X-Y)$ and the Borrow $(B)$ are the outputs, which one of the following diagrams implements a half-subtractor?
Milicevic3306
asked
in
Number Representations
Mar 26, 2018
by
Milicevic3306
15.8k
points
82
views
gate2014-ec-3
digital-circuits
combinational-circuits
half-subtractor-circuit
multiplexers
0
votes
0
answers
66
GATE ECE 2014 Set 3 | Question: 54
A region shown below contains a perfect conducting half-space and air. The surface current $\overrightarrow{K_{s}}$ on the surface of the perfect conductor is $\overrightarrow{K_{s}}= \hat{x}2$ amperes per meter. The tangential $\overrightarrow{H}$ field in the ... per meter $\hat{x}2$ amperes per meter $-\hat{z}2$ amperes per meter $\hat{z}2$ amperes per meter
Milicevic3306
asked
in
Number Representations
Mar 26, 2018
by
Milicevic3306
15.8k
points
82
views
gate2014-ec-3
digital-circuits
0
votes
0
answers
67
GATE ECE 2014 Set 2 | Question: 14
For an $n$-variable Boolean function, the maximum number of prime implicants is $2(n-1)$ $n/2$ $2^{n}$ $2^{n-1}$
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
64
views
gate2014-ec-2
boolean-algebra
digital-circuits
0
votes
0
answers
68
GATE ECE 2014 Set 2 | Question: 15
The number of bytes required to represent the decimal number $1856357$ in packed BCD (Binary Coded Decimal) form is ___________.
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
101
views
gate2014-ec-2
digital-circuits
number-system
number-representation
0
votes
0
answers
69
GATE ECE 2014 Set 2 | Question: 16
In a half-subtractor circuit with $X$ and $Y$ as inputs, the Borrow $(M)$ and Difference $(N = X – Y)$ are given by $M = X \oplus Y, \: \: \: N = XY$ $M = XY, \: \: \:N = X \oplus Y$ $M = \overline{ X}Y, \: \: \: N =X \oplus Y$ $M = X \overline{ Y}, \: \: \: N = \overline{X \oplus Y}$
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
61
views
gate2014-ec-2
digital-circuits
combinational-circuits
half-subtractor-circuit
0
votes
0
answers
70
GATE ECE 2014 Set 2 | Question: 17
As FIR system is described by the system function $ H(z) = 1 + \frac{7}{2} z^{-1} + \frac{3}{2}z^{-2}$. The system is maximum phase minimum phase mixed phase zero phase
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
54
views
gate2014-ec-2
digital-circuits
0
votes
0
answers
71
GATE ECE 2014 Set 2 | Question: 41
The outputs of the two flip-flops $Q1$, $Q2$ in the figure shown are initialized to $0,0$. The sequence generated at $Q1$ upon application of clock signal is $01110 \dots$ $01010\dots$ $00110\dots$ $01100\dots$
Milicevic3306
asked
in
Combinational Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
84
views
gate2014-ec-2
digital-circuits
sequential-circuit
flip-flops
0
votes
0
answers
72
GATE ECE 2014 Set 2 | Question: 42
For the $8085$ microprocessor, the interfacing circuit to input $8$-bit digital data $( DI_{0}-DI_{7})$ from an external device is shown in the figure. The instruction for correct data transfer is $\text{MVI A, F8H}$ $\text{IN F8H}$ $\text{OUT F8H}$ $\text{LDA F8F8H}$
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
87
views
gate2014-ec-2
digital-circuits
combinational-circuits
microprocessor-8085
0
votes
2
answers
73
GATE ECE 2014 Set 1 | Question: 15
The Boolean expression $(X+Y)(X+\overline{Y}) + \overline{(X\;\overline{Y}) + \overline{X}}$ simplifies to $X$ $Y$ $XY$ $X+Y$
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
128
views
gate2014-ec-1
digital-circuits
boolean-algebra
0
votes
0
answers
74
GATE ECE 2014 Set 1 | Question: 16
Five JK flip-flops are cascaded to form the circuit shown in Figure. Clock pulses at a frequency of $1\: MHz$ are applied as shown. The frequency $(\text{in}\:kHz)$ of the waveform at $Q3$ is ________.
Milicevic3306
asked
in
Number Representations
Mar 26, 2018
by
Milicevic3306
15.8k
points
128
views
gate2014-ec-1
numerical-answers
flip-flops
digital-circuits
0
votes
0
answers
75
GATE ECE 2014 Set 1 | Question: 40
The output $F$ in the digital logic circuit shown in the figure is $F = \overline{X}\:Y\:Z + X\:\overline{Y}\:Z$ $F = \overline{X}\:Y\:\overline{Z} + X\:\overline{Y}\:\overline{Z}$ $F = \overline{X}\:\overline{Y}\:Z + X\:Y\:Z$ $F = \overline{X}\:\overline{Y}\:\overline{Z} + X\:Y\:Z$
Milicevic3306
asked
in
Combinational Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
73
views
gate2014-ec-1
digital-circuits
combinational-circuits
logic-gates
0
votes
0
answers
76
GATE ECE 2014 Set 1 | Question: 41
Consider the Boolean function $F(w,x,y,z) = wy + xy + \overline{w}\:xyz + \overline{w}\:\overline{x}\:y + xz + \overline{x}\:\overline{y}\:\overline{z}.$ Which one of the following is the complete set of essential prime implicants? $w,y,xz,\overline{x}\:\overline{z}$ $w,y,xz$ $y, \overline{x}\:\overline{y}\:\overline{z}$ $y,xz,\overline{x}\:\overline{z}$
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
53
views
gate2014-ec-1
boolean-algebra
digital-circuits
0
votes
1
answer
77
GATE ECE 2014 Set 1 | Question: 42
The digital logic shown in the figure satisfies the given state diagram when $Q1$ is connected to input $A$ of the XOR gate. Suppose the XOR gate is replaced by an XNOR gate. Which one of the following options preserves the state diagram? Input $A$ is ... $A$ is connected to $\overline{Q1}$ and $S$ is complemented Input $A$ is connected to $\overline{Q1}$
Milicevic3306
asked
in
Number Representations
Mar 26, 2018
by
Milicevic3306
15.8k
points
256
views
gate2014-ec-1
digital-circuits
sequential-circuit
0
votes
0
answers
78
GATE ECE 2013 | Question: 45
There are four chips each of $1024\:\text{bytes}$ connected to a $16\:\text{bit}$ address bus as shown in the figure below. $RAMs\: 1, 2, 3$ and $4$ ... $0500H-08FFH, 1500H-18FFH, 3500H-38FFH, 5500H-58FFH$ $0800H-0BFFH, 1800H-1BFFH, 2800H-2BFFH, 3800H-3BFFH$
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
120
views
gate2013-ec
digital-circuits
semiconductor
ram
0
votes
0
answers
79
GATE ECE 2013 | Question: 32
Two magnetically uncoupled inductive coils have $Q$ factors $q_{1}$ and $q_{2}$ at the chosen operating frequency. Their respective resistances are $R_{1}$ and $R_{2}.$ When connected in series, their effective $Q$ factor at the same operating frequency is $q_{1} + q_{2}$ ... $(q_{1}R_{2} + q_{2}R_{1})/(R_{1} + R_{2})$
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
65
views
gate2013-ec
digital-circuits
0
votes
0
answers
80
GATE ECE 2013 | Question: 12
For $8085$ microprocessor, the following program is executed. $\begin{array}{ll} & MVI\: A, 05H; \\ & MVI\: B, 05H; \\ PTR: & ADD \:B; \\ & DCR \:B; \\ & JNZ\: PTR; \\ & ADI\: 03H; \\ & HLT; \end{array}$ At the end of program, accumulator contains $17H$ $20H $ $23H$ $ 05H$
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
60
views
gate2013-ec
digital-circuits
microprocessor-8085
Page:
« prev
1
2
3
next »
Top Users
Jan 2023
Lakshman Patel RJIT
2420 Points
Welcome to GO Electronics, where you can ask questions and receive answers from other members of the community.