in Analog Circuits recategorized by
58 views
0 votes
0 votes

The block diagram of a frequency synthesizer consisting of a Phase Locked Loop (PLL) and a divide-by-$N$ counter (comprising $\div 2, \div 4, \div 8, \div 16$ outputs) is sketched below. The synthesizer is excited with a $5$ kHz signal (Input $1$). The free-running frequency of the PLL is set to $20$ kHz. Assume that the commutator switch makes contacts repeatedly in the order $1-2-3-4$.

 

The corresponding frequencies synthesized are:

  1. $10 \: kHz, 20 \: kHz, 40 \: kHz, 80 \: kHz$
  2. $20 \: kHz, 40 \: kHz, 80 \: kHz, 160 \: kHz$
  3. $80 kHz, 40 \: kHz, \: 20 kHz, \: 10 kHz$
  4. $160 \: kHz, 80 \:  kHz, 40 \: kHz, 20 \: kHz$
in Analog Circuits recategorized by
15.8k points
58 views

Please log in or register to answer this question.

Welcome to GO Electronics, where you can ask questions and receive answers from other members of the community.