Register

GATE ECE 2024 | Question: 25

• recategorized by
2,830 views
1 1 vote

As shown in the circuit, the initial voltage across the capacitor is $10 \mathrm{~V}$, with the switch being open. The switch is then closed at $t=0$. The total energy dissipated in the ideal Zener diode $\left(V_{Z}=5 \mathrm{~V}\right)$ after the switch is closed (in $\mathrm{mJ}$, rounded off to three decimal places) is $\_\_\_\_\_\_$.

Please log in or register to answer this question.

Answer:
← Previous · GATE ECE 2024 | Ques...Next → · GATE ECE 2024 | Ques...
← Previous in category · GATE ECE 2024 | Ques...
Position:
Show:
Voting & Accepting an answer helps improve the community

Related questions

1 1 vote
1 1 answer
3.1k
3.1k views
admin asked Feb 16, 2024
3,140 views
GATE ECE 2024 | Question: 30
​​​​​A $4$-bit priority encoder has inputs $D_{3}, D_{2}, D_{1}$, and $D_{0}$ in descending order of priority. The two-bit output $A B$ is generated as $00,01,10$, and 11...
1 1 vote
1 1 answer
2.0k
2.0k views
admin asked Feb 16, 2024
1,995 views
GATE ECE 2024 | Question: 31
​​​​​The propagation delay of the $2 \times 1$ MUX shown in the circuit is $10 \mathrm{~ns}$. Consider the propagation delay of the inverter as $0 \mathrm{~ns}$.If $\text...
1 1 vote
0 0 answers
1.2k
1.2k views
admin asked Feb 16, 2024
1,170 views
GATE ECE 2024 | Question: 41
In the circuit shown below, the transistors $M_{1}$ and $M_{2}$ are biased in saturation. Their small signal transconductances are $g_{m 1}$ and $g_{m 2}$ respectively. N...
1 1 vote
1 1 answer
1.8k
1.8k views
admin asked Feb 16, 2024
1,801 views
GATE ECE 2024 | Question: 17
A machine has a $32$-bit architecture with $1$-word long instructions. It has $24$ registers and supports an instruction set of size $40$. Each instruction has five disti...

Add Synced Question

×