GO Electronics
Login
Register
Dark Mode
Brightness
Profile
Edit Profile
Messages
My favorites
My Updates
Logout
Recent questions tagged adder
1
votes
2
answers
1
GATE ECE 2017 Set 2 | Question: 44
Figure Ⅰ shows a $4$-bit ripple carry adder realized using full adders and Figure Ⅱ shows the circuit of a full-adder (FA). The propagation delay of the XOR, AND and OR gates in Figure Ⅱ are $20$ ns, $15$ ns and $10$ ns, respectively. Assume ... $Y_3Y_2Y_1Y_0=0100$ and $Z_0=1$. The output of the ripple carry adder will be stable at $t$ (in ns) = ___________
Figure Ⅰ shows a $4$-bit ripple carry adder realized using full adders and Figure Ⅱ shows the circuit of a full-adder (FA). The propagation delay of the XOR, AND and ...
admin
46.4k
points
3.3k
views
admin
asked
Nov 25, 2017
Number Representations
gate2017-ec-2
numerical-answers
digital-circuits
combinational-circuits
adder
+
–
To see more, click for the
full list of questions
or
popular tags
.
GO Electronics
Email or Username
Show
Hide
Password
I forgot my password
Remember
Log in
Register