GO Electronics
Login
Register
Dark Mode
Brightness
Profile
Edit Profile
Messages
My favorites
My Updates
Logout
Filter
Profile
Wall
Recent activity
All questions
All answers
Exams Taken
All Blogs
Questions by Arjun
0
votes
0
answers
201
GATE ECE 2019 | Question: 51
A rectangular waveguide of width $w$ and height $h$ has cut-off frequencies for $TE_{10}$ and $TE_{11}$ modes in the ration $1:2$ . The aspect ratio $w/h$, rounded off to two decimal places , is _______.
A rectangular waveguide of width $w$ and height $h$ has cut-off frequencies for $TE_{10}$ and $TE_{11}$ modes in the ration $1:2$ . The aspect ratio $w/h$, rounded off to...
173
views
asked
Feb 12, 2019
Electromagnetics
gate2019-ec
numerical-answers
electromagnetics
waveguides
+
–
0
votes
0
answers
202
GATE ECE 2019 | Question: 52
In the circuit shown. $V_{s}$ is a $10\:V$ square wave of period, $T=4\: ms$ with $R=500\: \Omega$ and $C= 10\:\mu F.$ The capacitor is initially uncharged at $t=0,$ and the diode is assumed to be ideal. The voltage across the capacitor $(V_{c})$ at $3\:ms$ is equal to _____ volts (rounded off to one decimal place)
In the circuit shown. $V_{s}$ is a $10\:V$ square wave of period, $T=4\: ms$ with $R=500\: \Omega$ and $C= 10\:\mu F.$ The capacitor is initially uncharged at $t=0,$ and ...
160
views
asked
Feb 12, 2019
Electronic Devices
gate2019-ec
numerical-answers
electronic-devices
+
–
0
votes
0
answers
203
GATE ECE 2019 | Question: 53
A CMOS inverter, designed to have a mid-point voltage $V_{1}$ equal to half of $V_{dd}.$ as shown in the figure, has the following parameters: $V_{dd}=3V$ $\mu_{n} C_{ox}=100\: \mu A/V^{2}; V_{tn}=0.7\:V $ for $\text{nMOS}$ ... of $\left(\frac{W}{L}\right)_{n}$ to $\left(\frac{W}{L}\right)_{p}$ is equal to _______ (rounded off to $3$ decimal places).
A CMOS inverter, designed to have a mid-point voltage $V_{1}$ equal to half of $V_{dd}.$ as shown in the figure, has the following parameters:$V_{dd}=3V$$\mu_{n} C_{ox}=1...
111
views
asked
Feb 12, 2019
Electronic Devices
gate2019-ec
numerical-answers
electronic-devices
cmos
+
–
0
votes
0
answers
204
GATE ECE 2019 | Question: 54
In the circuit shown, the threshold voltages of the $pMOS\:\: (|V_{tp}|)$ and $nMOS\:\: (V_{tn})$ transistors are both equal to $1\:V.$ All the transistors have the same output resistance $r_{ds}$ of $6\:M\Omega.$ The other ... area. Ignoring the effect of channel length modulation and body bias, the gain of the circuit is ______ (rounded off to $1$ decimal place).
In the circuit shown, the threshold voltages of the $pMOS\:\: (|V_{tp}|)$ and $nMOS\:\: (V_{tn})$ transistors are both equal to $1\:V.$ All the transistors have the same ...
87
views
asked
Feb 12, 2019
Electronic Devices
gate2019-ec
numerical-answers
electronic-devices
+
–
0
votes
0
answers
205
GATE ECE 2019 | Question: 55
In the circuit shown, $V_{1}=0$ and $V_{2}=V_{dd}.$ The other relevant parameters are mentioned in the figure. Ignoring the effect of channel length modulation and the body effect, the value of $I_{out}$ is _________ $mA$ (rounded off to $1$ decimal place).
In the circuit shown, $V_{1}=0$ and $V_{2}=V_{dd}.$ The other relevant parameters are mentioned in the figure. Ignoring the effect of channel length modulation and the bo...
103
views
asked
Feb 12, 2019
Communications
gate2019-ec
numerical-answers
communications
modulations
+
–
Page:
« prev
1
...
3
4
5
6
GO Electronics
Email or Username
Show
Hide
Password
I forgot my password
Remember
Log in
Register