Register

GATE ECE 2014 Set 4 | Question: 14

• recategorized by
342 views
0 0 votes

For a given sample-and-hold circuit, if the value of the hold capacitor is increased, then

  1. droop rate decreases and acquisition time decreases
  2. droop rate decreases and acquisition time increases
  3. droop rate increases and acquisition time decreases
  4. droop rate increases and acquisition time increases

Please log in or register to answer this question.

Answer:
← Previous · GATE ECE 2014 Set 4 ...Next → · GATE ECE 2014 Set 4 ...
← Previous in category · GATE ECE 2014 Set 4 ...Next in category → · GATE ECE 2015 Set 1 ...
Position:
Show:
Voting & Accepting an answer helps improve the community

Related questions

1 1 vote
0 0 answers
578
578 views
Milicevic3306 asked Mar 26, 2018
578 views
GATE ECE 2014 Set 4 | Question: 15
In the circuit shown in the figure, if $C=0$, the expression for $Y$ is$Y=A \overline{B} + \overline{A}B$$Y=A+B$$Y=\overline{A} + \overline{B}$$Y=A \: B$
0 0 votes
0 0 answers
552
552 views
Milicevic3306 asked Mar 26, 2018
552 views
GATE ECE 2014 Set 4 | Question: 16
The output $(Y)$ of the circuit shown in the figure is$\overline{A} + \overline{B} +C$$A + \overline{B} \cdot \overline{C} + A \cdot \overline{C}$$\overline{A} +B+\overli...
0 0 votes
0 0 answers
378
378 views
Milicevic3306 asked Mar 26, 2018
378 views
GATE ECE 2014 Set 4 | Question: 42
An $8085$ microprocessor executes $“STA 1234H”$ with starting address location $1FFEH$ (STA copies the contents of the Accumulator to the $16$- bit address location). Whi...
0 0 votes
0 0 answers
708
708 views
Milicevic3306 asked Mar 26, 2018
708 views
GATE ECE 2014 Set 4 | Question: 36
An N-type semiconductor having uniform doping is biased as shown in the figure.If $E_C$ is the lowest energy level of the conduction band, $E_V$ is the highest energy lev...

Add Synced Question

×