Register

GATE ECE 2014 Set 4 | Question: 15

• recategorized by
582 views

Please log in or register to answer this question.

Answer:
← Previous · GATE ECE 2014 Set 4 ...Next → · GATE ECE 2014 Set 4 ...
← Previous in category · GATE ECE 2014 Set 4 ...Next in category → · GATE ECE 2014 Set 4 ...
Position:
Show:
Voting & Accepting an answer helps improve the community

Related questions

0 0 votes
0 0 answers
704
704 views
Milicevic3306 asked Mar 27, 2018
704 views
GATE ECE 2015 Set 3 | Question: 15
In the circuit shown, diodes $D_{1}, D_{2}$ and $D_{3}$ are ideal, and the inputs $E_{1} , E_{2}$ and $E_{3}$ are $“0\: V”$ for logic $‘0’$ and $“10\: V”$ for logic $‘1’$...
1 1 vote
0 0 answers
473
473 views
admin asked Oct 2, 2022
473 views
GATE ECE 1997 | Question 4.7
For the $\text{NMOS}$ logic gate shown in the figure is the logic function implemented is$\overline{\mathrm{ABCDE}}$$(\mathrm{AB}+\overline{\mathrm{C}}) \cdot(\overline{\...
2 2 votes
1 1 answer
1.1k
1.1k views
Milicevic3306 asked Mar 26, 2018
1,146 views
GATE ECE 2014 Set 4 | Question: 40
An $8$- to $1$ multiplexer is used to implement a logical function $Y$ as shown in the figure. The output $Y$ is given by$Y = A \: \overline{B} \:C+A \: \overline{C} \:D...
0 0 votes
0 0 answers
559
559 views
Milicevic3306 asked Mar 27, 2018
559 views
GATE ECE 2016 Set 3 | Question: 18
The minimum number of $2$-input $NAND$ gates required to implement a $2$-input $XOR$ gate is$4$$5$$6$$7$

Add Synced Question

×