Electronis Discussion
Ask us anything
Toggle navigation
GO Electronics
Email or Username
Password
Remember
Login
Register

I forgot my password
Activity
Questions
Unanswered
Tags
Subjects
Users
Ask
New Blog
Blogs
Exams
Recent questions and answers in Digital Circuits
0
votes
1
answer
1
GATE2014115
The Boolean expression $(X+Y)(X+\overline{Y}) + \overline{(X\;\overline{Y}) + \overline{X}}$ simplifies to $X$ $Y$ $XY$ $X+Y$
answered
Aug 12
in
Digital Circuits
by
phenix
(
180
points)
gate2014ec1
digitalcircuits
booleanalgebra
0
votes
1
answer
2
GATE2014142
The digital logic shown in the figure satisfies the given state diagram when $Q1$ is connected to input $A$ of the XOR gate. Suppose the XOR gate is replaced by an XNOR gate. Which one of the following options preserves the state diagram? Input $A$ ... $Q2$ Input $A$ is connected to $\overline{Q1}$ and $S$ is complemented Input $A$ is connected to $\overline{Q1}$
answered
May 19
in
Digital Circuits
by
srestha
(
460
points)
gate2014ec1
logicgates
digitalcircuits
0
votes
0
answers
3
GATE2020EC: 6
A single crystal intrinsic semiconductor is at a temperature of $300$ $\text{K}$ with effective density of states for holes twice that of electrons. The thermal voltage is $26$ mV. The intrinsic Fermi level is shifted from midbandgap energy level by $18.02 \: meV$ $9.01 \: meV$ $13.45 \: meV$ $26.90 \: meV$
asked
Feb 13
in
Digital Circuits
by
jothee
(
1.4k
points)
gate2020ec
digitalcircuits
semiconductor
0
votes
0
answers
4
GATE2020EC: 10
The figure below shows a multiplexer where $S_{1}$ and $S{2}$ are the select lines, $I_{0}$ to $I_{3}$ are the input data lines, $\text{EN}$ is the enable line, and $\text{F(P, Q, R)}$ is the output. $\text{F}$ is $PQ+\overline{Q}R.$ $PQ+Q\overline{R}.$ $P\overline{Q}R+\overline{P}Q.$ $\overline{Q}+PR.$
asked
Feb 13
in
Digital Circuits
by
jothee
(
1.4k
points)
gate2020ec
digitalcircuits
multiplexers
0
votes
0
answers
5
GATE2020EC: 19
In an $8085$ microprocessor, the number of address lines required to access a $16$ K byte memory bank is ____________ .
asked
Feb 13
in
Digital Circuits
by
jothee
(
1.4k
points)
gate2020ec
numericalanswers
digitalcircuits
microprocessor8085
0
votes
0
answers
6
GATE2020EC: 20
A $10$bit D/A converter is calibrated over the full range from $0$ to $10$ V. If the input to the D/A converter is $13 \:A$ (in hex), the output ( rounded off to three decimal places) is __________ $V$.
asked
Feb 13
in
Digital Circuits
by
jothee
(
1.4k
points)
gate2020ec
numericalanswers
digitalcircuits
dataconverters
0
votes
0
answers
7
GATE2020EC: 32
The band diagram of a $p$type semiconductor with a bandgap of $1$ eV is shown. Using this semiconductor, a $\text{MOS}$ capacitor having $V_{TH}$ of $0.16 V$, ${C}'_{ox}$ of $100\:nF/cm^{2}$ and a metal work function of $3.87 \: eV$ is fabricated. There is no charge within the ... $C/cm^{2}$) is $1.70\times 10^{8}$ $0.52\times 10^{8}$ $1.41\times 10^{8}$ $0.93\times 10^{8}$
asked
Feb 13
in
Digital Circuits
by
jothee
(
1.4k
points)
gate2020ec
digitalcircuits
semiconductor
0
votes
0
answers
8
GATE2020EC: 50
For the components in the sequential circuit shown below, $t_{pd}$ is the propagation delay, $t_{\text{setup}}$ is the setuptime, and $t_{\text{hold}}$ is the hold time. The maximum clock frequency (rounded off to the nearest integer), at which the given circuit can operate reliably, is _________$\text{MHz}$.
asked
Feb 13
in
Digital Circuits
by
jothee
(
1.4k
points)
gate2020ec
numericalanswers
digitalcircuits
flipflops
0
votes
0
answers
9
GATE2019 EC: 15
In the circuit shown, $A$ and $B$ are the inputs and $F$ is the output. What is the functionality of the circuit? Latch XNOR SRAM Cell XOR
asked
Feb 12, 2019
in
Digital Circuits
by
Arjun
(
1.4k
points)
gate2019ec
digitalcircuits
logicgates
+1
vote
2
answers
10
GATE2017 EC2: 44
Figure Ⅰ shows a $4$bit ripple carry adder realized using full adders and Figure Ⅱ shows the circuit of a fulladder (FA). The propagation delay of the XOR, AND and OR gates in Figure Ⅱ are $20$ ns, $15$ ns and $10$ ns, respectively. Assume all ... $Y_3Y_2Y_1Y_0=0100$ and $Z_0=1$. The output of the ripple carry adder will be stable at $t$ (in ns) = ___________
answered
Aug 29, 2018
in
Digital Circuits
by
Amit puri
(
140
points)
gate2017ec2
numericalanswers
logicgates
digitalcircuits
0
votes
0
answers
11
GATE2016310
The $IV$ characteristics of three types of diodes at the room temperature, made of semiconductors $X, Y$ and $Z$, are shown in the figure. Assume that the diodes are uniformly doped and identical in all respects except their materials. If $E_{gX}$,$E_{gY}$ and $E_{gZ}$ ... $E_{gX}=E_{gY}=E_{gZ}$ $E_{gX}<E_{gY}<E_{gZ}$ no relationship among these band gaps exists.
asked
Mar 28, 2018
in
Digital Circuits
by
Milicevic3306
(
15.8k
points)
gate2016ec3
digitalcircuits
semiconductor
0
votes
0
answers
12
GATE2016316
In an $8085$ microprocessor, the contents of the accumulator and the carry flag are $A7$ (in hex) and $0$, respectively. If the instruction $RLC$ is executed, then the contents of the accumulator (in hex) and the carry flag, respectively, will be $4E$ and $0$ $4E$ and $1$ $4F$ and $0$ $4F$ and $1$
asked
Mar 28, 2018
in
Digital Circuits
by
Milicevic3306
(
15.8k
points)
gate2016ec3
digitalcircuits
microprocessor8085
0
votes
0
answers
13
GATE2016317
The logic functionality realized by the circuit shown below is $OR$ $XOR$ $NAND$ $AND$
asked
Mar 28, 2018
in
Digital Circuits
by
Milicevic3306
(
15.8k
points)
gate2016ec3
digitalcircuits
logicgates
0
votes
0
answers
14
GATE2016318
The minimum number of $2$input $NAND$ gates required to implement a $2$input $XOR$ gate is $4$ $5$ $6$ $7$
asked
Mar 28, 2018
in
Digital Circuits
by
Milicevic3306
(
15.8k
points)
gate2016ec3
digitalcircuits
logicgates
0
votes
0
answers
15
GATE2016343
Following is the Kmap of a Boolean function of five variables $P,Q,R,S$ and $X$ ... $\overline{Q}\:S\:X+\;Q\:\overline{S}\:\overline{X}$ $\overline{Q}\:S+\;Q\overline{S}$
asked
Mar 28, 2018
in
Digital Circuits
by
Milicevic3306
(
15.8k
points)
gate2016ec3
digitalcircuits
booleanalgebra
0
votes
0
answers
16
GATE2016344
For the circuit shown in the figure, the delays of NOR gates, multiplexers and inverters are $2$ ns, $1.5$ ns and $1$ ns, respectively. If all the inputs $P, Q, R, S$ and $T$ are applied at the same time instant, the maximum propagation delay (in ns) of the circuit is _________
asked
Mar 28, 2018
in
Digital Circuits
by
Milicevic3306
(
15.8k
points)
gate2016ec3
numericalanswers
digitalcircuits
logicgates
0
votes
0
answers
17
GATE2016345
For the circuit shown in the figure, the delay of the bubbled NAND gate is $2\:ns$ and that of the counter is assumed to be zero. If the clock (Clk) frequency is $1\:GHz$, then the counter behaves as a $\text{mod}5\:\text{counter}$ $\text{mod}6\:\text{counter}$ $\text{mod}7\:\text{counter}$ $\text{mod}8\:\text{counter}$
asked
Mar 28, 2018
in
Digital Circuits
by
Milicevic3306
(
15.8k
points)
gate2016ec3
digitalcircuits
logicgates
0
votes
0
answers
18
GATE2016217
Assume that all the digital gates in the circuit shown in the figure are ideal, the resistor $R=10\Omega$ and the supply voltage is $5\:V$. The $D$ flipflops $D_{1} \:, D_{2} \:, D_{3} \:, D_{4}$ and $D_{5}$ are initialized with logic values $0,1,0,1$ and $0$, respectively. The clocks has a $30\%$ duty cycle. The average power dissipated (in $mW$) in the resistor $R$ is _________
asked
Mar 28, 2018
in
Digital Circuits
by
Milicevic3306
(
15.8k
points)
gate2016ec2
numericalanswers
digitalcircuits
0
votes
0
answers
19
GATE2016218
A $4:1$ multiplexer is to be used for generating the output carry of a full adder. $A$ and $B$ are the bits to be added while $C_{in}$ is the input carry and $C_{out}$ is the output carry. $A$ and $B$ are to be used as the select bits with $A$ being the more significant select bit. Which one ... $I_{3}=C_{in}$ $I_{0}=0, I_{1}=C_{in},I_{2}=1$ and $I_{3}=C_{in}$
asked
Mar 28, 2018
in
Digital Circuits
by
Milicevic3306
(
15.8k
points)
gate2016ec2
digitalcircuits
multiplexers
0
votes
0
answers
20
GATE2016219
The response of the system $G(s)=\frac{s2}{(s+1)(s+3)}$ to the unit step input $u(t)$ is $y(t)$. The value of $\frac{dy}{dt}$ at $t=0^{+}$ is _________
asked
Mar 28, 2018
in
Digital Circuits
by
Milicevic3306
(
15.8k
points)
gate2016ec2
numericalanswers
digitalcircuits
0
votes
0
answers
21
GATE2016242
An $8$ Kbyte ROM with an active low Chip Select input $\left (\overline{CS}\right )$ is to be used in an $8085$ microprocessor based system. The ROM should occupy the address range $1000H$ to $2FFFH$. The address lines are designated as $A_{15}$ to $A_{0}$, where $A_{15}$ ... $\overline{A_{15}}+ \overline{A_{14}}+A_{13} \cdot A_{12}$
asked
Mar 28, 2018
in
Digital Circuits
by
Milicevic3306
(
15.8k
points)
gate2016ec2
digitalcircuits
microprocessor
rom
0
votes
0
answers
22
GATE2016243
In an $N$ bit flash ADC, the analog voltage is fed simultaneously to $2^{N}1$ comparators. The output of the comparators is then encoded to a binary format using digital circuits. Assume that the analog voltage source $V_{in}$ (whose output is ... the maximum sampling rate? $1$ megasamples per second $6$ megasamples per second $64$ megasamples per second $256$ megasamples per second
asked
Mar 28, 2018
in
Digital Circuits
by
Milicevic3306
(
15.8k
points)
gate2016ec2
digitalcircuits
analogtodigitalconverter
0
votes
0
answers
23
GATE2016244
The state transition diagram for a finite state machine with states $A$, $B$ and $C$, and binary inputs $X$, $Y$ and $Z$, is shown in the figure. Which one of the following statements is correct? Transitions from State $A$ are ... from State $B$ are ambiguously defined. Transitions from State $C$ are ambiguously defined. All of the state transitions are defined unambiguously.
asked
Mar 28, 2018
in
Digital Circuits
by
Milicevic3306
(
15.8k
points)
gate2016ec2
digitalcircuits
statetransitiondiagram
0
votes
0
answers
24
GATE2016111
A small percentage of impurity is added to an intrinsic semiconductor at $300 \: K$. Which one of the following statements is true for the energy band diagram shown in the following figure? Intrinsic semiconductor doped with pentavalent atoms to ... pentavalent atoms to form $p$type semiconductor. Intrinsic semiconductor doped with trivalent atoms to form $p$type semiconductor.
asked
Mar 28, 2018
in
Digital Circuits
by
Milicevic3306
(
15.8k
points)
gate2016ec1
digitalcircuits
semiconductor
0
votes
0
answers
25
GATE2016112
Consider the following statements for a metal oxide semiconductor field effect transistor (MOSFET): As channel length reduces,OFFstate current increases. As channel length reduces,output resistance increases. As channel length reduces,threshold voltage remains constant. As channel length ... increases. Which of the above statements are INCORRECT? P and Q P and S Q and R R and S
asked
Mar 28, 2018
in
Digital Circuits
by
Milicevic3306
(
15.8k
points)
gate2016ec1
digitalcircuits
semiconductor
mosfet
0
votes
0
answers
26
GATE2016143
The functionality implemented by the circuit below is $2$to$1$ multiplexer $4$to$1$ multiplexer $7$to$1$ multiplexer $6$to$1$ multiplexer
asked
Mar 28, 2018
in
Digital Circuits
by
Milicevic3306
(
15.8k
points)
gate2016ec1
digitalcircuits
multiplexers
0
votes
0
answers
27
GATE2016144
In an $8085$ system, a PUSH operation requires more clock cycles than a POP operation. Which one of the following options is the correct reason for this? For POP, the data transceivers remain in the same direction as for instruction fetch (memory to ... already in the stack pointer. Order of registers has to be interchanged for a PUSH operation, whereas POP uses their natural order.
asked
Mar 28, 2018
in
Digital Circuits
by
Milicevic3306
(
15.8k
points)
gate2016ec1
digitalcircuits
microprocessor8085
0
votes
0
answers
28
GATE2015315
In the circuit shown, diodes $D_{1}, D_{2}$ and $D_{3}$ are ideal, and the inputs $E_{1} , E_{2}$ and $E_{3}$ are $“0\: V”$ for logic $‘0’$ and $“10\: V”$ for logic $‘1’$. What logic gate does the circuit represent? $3$input OR gate $3$input NOR gate $3$input AND gate $3$input XOR gate
asked
Mar 28, 2018
in
Digital Circuits
by
Milicevic3306
(
15.8k
points)
gate2015ec3
digitalcircuits
logicgates
0
votes
0
answers
29
GATE2015316
Which one of the following $8085$ microprocessor programs correctly calculates the product of two $8$bit numbers stored in registers $B$ and $C?$ ...
asked
Mar 28, 2018
in
Digital Circuits
by
Milicevic3306
(
15.8k
points)
gate2015ec3
digitalcircuits
microprocessor8085
0
votes
0
answers
30
GATE2015337
A universal logic gate can implement any Boolean function by connecting sufficient number of them appropriately. Three gates are shown. Which one of the following statements is TRUE? Gate $1$ is a universal gate Gate $2$ is a universal gate Gate $3$ is a universal gate None of the gates shown is a universal gate
asked
Mar 28, 2018
in
Digital Circuits
by
Milicevic3306
(
15.8k
points)
gate2015ec3
digitalcircuits
logicgates
0
votes
0
answers
31
GATE2015338
An SR latch is implemented using TTL gates as shown in the figure. The set and reset pulse inputs are provided using the pushbutton switches. It is observed that the circuit fails to work as desired. The SR latch can be made functional by changing NOR gates to NAND gates inverters to buffers NOR gates to NAND gates and inverters to buffers $5\: V$ to ground
asked
Mar 28, 2018
in
Digital Circuits
by
Milicevic3306
(
15.8k
points)
gate2015ec3
digitalcircuits
logicgates
0
votes
0
answers
32
GATE2015349
Two sequences $x_{1}[n]$ and $x_{2}[n]$ have the same energy. Suppose $x_{1}[n]=\alpha\: 0.5 ^{n}\:u[n],$ where $\alpha$ is a positive real number and $u[n]$is the unit step sequence. Assume ݊$x_{2}[n]= \begin{cases} \sqrt{1.5}& \text{for } n = 0,1 \\ 0 &\text{otherwise.} \end{cases}$ Then the value of $\alpha$ is _________.
asked
Mar 28, 2018
in
Digital Circuits
by
Milicevic3306
(
15.8k
points)
gate2015ec3
numericalanswers
digitalcircuits
0
votes
0
answers
33
GATE2015214
In the figure shown, the output ܻ$Y = AB + \overline{C}\:\:\overline{D}$ is required to be ܻ The gates $G1$ and $G2$ must be, respectively, NOR, OR OR, NAND NAND, OR AND,NAND
asked
Mar 28, 2018
in
Digital Circuits
by
Milicevic3306
(
15.8k
points)
gate2015ec2
digitalcircuits
logicgates
0
votes
0
answers
34
GATE2015215
In an $8085$ microprocessor, which one of the following instructions changes the content of the accumulator? MOV B, M PCHL RNZ SBI BEH
asked
Mar 28, 2018
in
Digital Circuits
by
Milicevic3306
(
15.8k
points)
gate2015ec2
digitalcircuits
microprocessor8085
0
votes
0
answers
35
GATE2015216
A mod$n$ counter using a synchronous binary upcounter with synchronous clear input is shown in the figure. The value of $n$ is _______.
asked
Mar 28, 2018
in
Digital Circuits
by
Milicevic3306
(
15.8k
points)
gate2015ec2
numericalanswers
digitalcircuits
counters
0
votes
0
answers
36
GATE2015236
A function of Boolean variables $X, Y$ and $Z$ is expressed in terms of the minterms as $F(X, Y, Z) = \Sigma (1, 2, 5, 6, 7)$ Which one of the product of sums given below is equal to the function $F(X, Y, Z)?$ ...
asked
Mar 28, 2018
in
Digital Circuits
by
Milicevic3306
(
15.8k
points)
gate2015ec2
booleanalgebra
digitalcircuits
0
votes
0
answers
37
GATE2015237
The figure shows a binary counter with synchronous clear input. With the decoding logic shown, the counter works as a mod$2$ counter mod$4$ counter mod$5$ counter mod$6$ counter
asked
Mar 28, 2018
in
Digital Circuits
by
Milicevic3306
(
15.8k
points)
gate2015ec2
digitalcircuits
counters
0
votes
0
answers
38
GATE2015238
A $1$to$8$ demultiplexer with data input $D_{in}$ , address inputs $S_{0}, S_{1}, S_{2}$ (with $S_{0}$ as the LSB) and $\overline{Y_{0}}$ to $\overline{Y_{7}}$ as the eight demultiplexed outputs, is to be designed using two $2$to$4$ decoders (with enable input $\overline{E}$ and address ... $D_{in}, S_{0}, S_{1}, S_{2} $ $D_{in}, S_{2}, S_{0}, S_{1}$
asked
Mar 28, 2018
in
Digital Circuits
by
Milicevic3306
(
15.8k
points)
gate2015ec2
digitalcircuits
multiplexers
0
votes
0
answers
39
GATE2015114
In an 8085 microprocessor, the shift registers which store the result of an addition and the overflow bit are, respectively B and F A and F H and F A and C
asked
Mar 28, 2018
in
Digital Circuits
by
Milicevic3306
(
15.8k
points)
gate2015ec1
digitalcircuits
microprocessor8085
0
votes
0
answers
40
GATE2015115
A $16$ Kb ($=16,384$ bits) memory array is designed as a square with an aspect ratio of one (number of rows is equal to the number of columns). The minimum number of address lines needed for the row decoder is ___________
asked
Mar 28, 2018
in
Digital Circuits
by
Milicevic3306
(
15.8k
points)
gate2015ec1
numericalanswers
digitalcircuits
decoders
To see more, click for all the
questions in this category
.
Top Users
Nov 2020
Welcome to GO Electronics, where you can ask questions and receive answers from other members of the community.
Recent questions and answers in Digital Circuits
1,109
questions
59
answers
8
comments
43,480
users