Electronis Discussion
0 votes

Consider the D-Latch shown in the figure, which is transparent when its clock input $CK$ is high and has zero propagation delay. In the figure , the clock signal $CLK$ has a 50% duty cycle and $CLK2$

is a one-fifth period delayed version of $CLK1$.The duty cycle at the output of the latch in percentage is _________.

in Digital Circuits by (2.7k points)
edited by

Please log in or register to answer this question.

Answer:
Welcome to GO Electronics, where you can ask questions and receive answers from other members of the community.
1,042 questions
39 answers
8 comments
42,714 users