Register

Recent questions tagged latch

1 1 vote
1 1 answer
1.1k
1.1k views
GATE ECE 2017 Set 1 | Question: 17
Consider the D-Latch shown in the figure, which is transparent when its clock input $CK$ is high and has zero propagation delay. In the figure , the clock signal $CLK$ ha...
1 1 vote
1 answers 1 answer
1.5k
1.5k views
GATE ECE 2017 Set 1 | Question: 15
In the latch circuit shown, the $NAND$ gates have non-zero, but unequal propagation delays. The present input condition is $P=Q=’0’$. If the input condition is changed si...
To see more, click for the full list of questions or popular tags.