menu
GO Electronics
Recent questions tagged counters
Login
Register
My account
Edit my Profile
Private messages
My favorites
Register
Recent questions tagged counters
All Activity
Questions
Unanswered
Tags
Categories
Users
Ask a Question
New Blog
Blogs
Exams
Recent questions tagged counters
0
votes
0
answers
1
GATE ECE 2021 | Question: 46
The propagation delay of the exclusive$-\text{OR}$ ($\text{XOR}$) gate in the circuit in the figure is $3\:ns$. The propagation delay of all the flip-flops is assumed to be zero. The clock ($\text{Clk}$ ... of triggering clock edges after which the flip-flop outputs $Q_{2}Q_{1}Q_{0}$ becomes $1\; 0\; 0$ (in integer) is
Arjun
asked
in
Digital Circuits
Feb 20, 2021
by
Arjun
5.9k
points
108
views
gateec-2021
numerical-answers
digital-circuits
sequential-circuit
counters
0
votes
0
answers
2
GATE ECE 2016 Set 3 | Question: 45
For the circuit shown in the figure, the delay of the bubbled NAND gate is $2\:ns$ and that of the counter is assumed to be zero. If the clock (Clk) frequency is $1\:GHz$, then the counter behaves as a $\text{mod}-5\:\text{counter}$ $\text{mod}-6\:\text{counter}$ $\text{mod}-7\:\text{counter}$ $\text{mod}-8\:\text{counter}$
Milicevic3306
asked
in
Digital Circuits
Mar 28, 2018
by
Milicevic3306
15.8k
points
71
views
gate2016-ec-3
digital-circuits
sequential-circuit
counters
0
votes
0
answers
3
GATE ECE 2016 Set 2 | Question: 17
Assume that all the digital gates in the circuit shown in the figure are ideal, the resistor $R=10\Omega$ and the supply voltage is $5\:V$. The $D$ flip-flops $D_{1} \:, D_{2} \:, D_{3} \:, D_{4}$ and $D_{5}$ are initialized with ... $0$, respectively. The clocks has a $30\%$ duty cycle. The average power dissipated (in $mW$) in the resistor $R$ is _________
Milicevic3306
asked
in
Digital Circuits
Mar 28, 2018
by
Milicevic3306
15.8k
points
69
views
gate2016-ec-2
numerical-answers
digital-circuits
sequential-circuit
counters
0
votes
0
answers
4
GATE ECE 2015 Set 2 | Question: 16
A mod-$n$ counter using a synchronous binary up-counter with synchronous clear input is shown in the figure. The value of $n$ is _______.
Milicevic3306
asked
in
Digital Circuits
Mar 28, 2018
by
Milicevic3306
15.8k
points
87
views
gate2015-ec-2
numerical-answers
digital-circuits
sequential-circuit
counters
0
votes
0
answers
5
GATE ECE 2015 Set 2 | Question: 37
The figure shows a binary counter with synchronous clear input. With the decoding logic shown, the counter works as a mod-$2$ counter mod-$4$ counter mod-$5$ counter mod-$6$ counter
Milicevic3306
asked
in
Digital Circuits
Mar 28, 2018
by
Milicevic3306
15.8k
points
85
views
gate2015-ec-2
digital-circuits
sequential-circuit
counters
0
votes
0
answers
6
GATE ECE 2017 Set 1 | Question: 46
A finite state machine (FSM) is implemented using the D flip-flop A and B, and logic gates, as shown in the figure below. The four possible states of the FSM are $Q_{A}Q_{B}=00,01,10$ and $11$. Assume that $X_{IN}$ is held at a constant logic ... states if $X_{IN}=0$ only two or four possible states if $X_{IN}=1$ only two or four possible states if $X_{IN}=0$
admin
asked
in
Digital Circuits
Nov 17, 2017
by
admin
2.8k
points
179
views
gate2017-ec-1
digital-circuits
sequential-circuit
counters
To see more, click for the
full list of questions
or
popular tags
.
Ask a Question
Welcome to GO Electronics, where you can ask questions and receive answers from other members of the community.
Search GO Electronics