Dark Mode

Recent questions tagged decoders

0 votes

0 answers

1

GATE ECE 2021 | Question: 12
Addressing of a $32K\:\times\:16$ memory is realized using a single decoder. The minimum number of $\text{AND}$ gates required for the decoder is $2^{8}$ $2^{32}$ $2^{15}$ $2^{19}$

Arjun asked in Digital Circuits Feb 20, 2021

by Arjun

6.0k points

120 views

0 votes

0 answers

2

GATE ECE 2015 Set 2 | Question: 38
A $1$-to-$8$ demultiplexer with data input $D_{in}$ , address inputs $S_{0}, S_{1}, S_{2}$ (with $S_{0}$ as the LSB) and $\overline{Y_{0}}$ to $\overline{Y_{7}}$ as the eight demultiplexed outputs, is to be designed using two $2$-to-$4$ ... $D_{in}, S_{0}, S_{1}, S_{2} $ $D_{in}, S_{2}, S_{0}, S_{1}$

Milicevic3306 asked in Digital Circuits Mar 28, 2018

by Milicevic3306

15.8k points

124 views

0 votes

0 answers

3

GATE ECE 2015 Set 1 | Question: 15
A $16$ Kb ($=16,384$ bits) memory array is designed as a square with an aspect ratio of one (number of rows is equal to the number of columns). The minimum number of address lines needed for the row decoder is ___________

Milicevic3306 asked in Digital Circuits Mar 28, 2018

by Milicevic3306

15.8k points

66 views

To see more, click for the full list of questions or popular tags.