GO Electronics
Login
Register
Dark Mode
Brightness
Profile
Edit Profile
Messages
My favorites
My Updates
Logout
Recent questions tagged decoders
0
votes
0
answers
1
GATE ECE 2021 | Question: 12
Addressing of a $32K\:\times\:16$ memory is realized using a single decoder. The minimum number of $\text{AND}$ gates required for the decoder is $2^{8}$ $2^{32}$ $2^{15}$ $2^{19}$
Addressing of a $32K\:\times\:16$ memory is realized using a single decoder. The minimum number of $\text{AND}$ gates required for the decoder is$2^{8}$...
Arjun
6.6k
points
194
views
Arjun
asked
Feb 19, 2021
Digital Circuits
gateec-2021
digital-circuits
combinational-circuits
decoders
+
–
0
votes
0
answers
2
GATE ECE 2016 Set 1 | Question: 43
The functionality implemented by the circuit below is $2$-to-$1$ multiplexer $4$-to-$1$ multiplexer $7$-to-$1$ multiplexer $6$-to-$1$ multiplexer
The functionality implemented by the circuit below is$2$-to-$1$ multiplexer $4$-to-$1$ multiplexer$7$-to-$1$ multiplexer$6$-to-$1$ multiplexer
Milicevic3306
16.0k
points
253
views
Milicevic3306
asked
Mar 27, 2018
Number Representations
gate2016-ec-1
digital-circuits
combinational-circuits
multiplexers
decoders
+
–
0
votes
0
answers
3
GATE ECE 2015 Set 2 | Question: 38
A $1$-to-$8$ demultiplexer with data input $D_{in}$ , address inputs $S_{0}, S_{1}, S_{2}$ (with $S_{0}$ as the LSB) and $\overline{Y_{0}}$ to $\overline{Y_{7}}$ as the eight demultiplexed outputs, is to be designed using two $2$-to-$4$ ... $D_{in}, S_{0}, S_{1}, S_{2} $ $D_{in}, S_{2}, S_{0}, S_{1}$
A $1$-to-$8$ demultiplexer with data input $D_{in}$ , address inputs $S_{0}, S_{1}, S_{2}$ (with $S_{0}$ as the LSB) and $\overline{Y_{0}}$ to $\overline{Y_{7}}$ as the e...
Milicevic3306
16.0k
points
173
views
Milicevic3306
asked
Mar 27, 2018
Digital Circuits
gate2015-ec-2
digital-circuits
combinational-circuits
decoders
+
–
0
votes
0
answers
4
GATE ECE 2015 Set 1 | Question: 15
A $16$ Kb ($=16,384$ bits) memory array is designed as a square with an aspect ratio of one (number of rows is equal to the number of columns). The minimum number of address lines needed for the row decoder is ___________
A $16$ Kb ($=16,384$ bits) memory array is designed as a square with an aspect ratio of one (number of rows is equal to the number of columns). The minimum number of addr...
Milicevic3306
16.0k
points
131
views
Milicevic3306
asked
Mar 27, 2018
Digital Circuits
gate2015-ec-1
numerical-answers
digital-circuits
decoders
+
–
To see more, click for the
full list of questions
or
popular tags
.
GO Electronics
Email or Username
Show
Hide
Password
I forgot my password
Remember
Log in
Register