Register

GATE ECE 2015 Set 1 | Question: 15

• recategorized by
425 views

Please log in or register to answer this question.

Answer:
← Previous · GATE ECE 2015 Set 1 ...Next → · GATE ECE 2015 Set 1 ...
← Previous in category · GATE ECE 2015 Set 1 ...Next in category → · GATE ECE 2015 Set 1 ...
Position:
Show:
Voting & Accepting an answer helps improve the community

Related questions

0 0 votes
0 0 answers
439
439 views
Milicevic3306 asked Mar 27, 2018
439 views
GATE ECE 2015 Set 1 | Question: 16
Consider a four bit $D$ to $A$ converter. The analog value corresponding to digital signals of values $0000$ and $0001$ are $0$ V and $0.0625$ V respectively. The analog ...
0 0 votes
0 0 answers
512
512 views
Milicevic3306 asked Mar 27, 2018
512 views
GATE ECE 2015 Set 2 | Question: 38
A $1$-to-$8$ demultiplexer with data input $D_{in}$ , address inputs $S_{0}, S_{1}, S_{2}$ (with $S_{0}$ as the LSB) and $\overline{Y_{0}}$ to $\overline{Y_{7}}$ as the e...
0 0 votes
0 0 answers
328
328 views
Milicevic3306 asked Mar 27, 2018
328 views
GATE ECE 2015 Set 1 | Question: 14
In an 8085 microprocessor, the shift registers which store the result of an addition and the overflow bit are, respectivelyB and FA and FH and FA and C
2 2 votes
0 0 answers
528
528 views
Milicevic3306 asked Mar 27, 2018
528 views
GATE ECE 2015 Set 1 | Question: 36
The Boolean expression $F(X,Y,Z) = \overline{X} \: Y \: \overline{Z}+ X \: \overline{Y} \: \overline{Z}+ X \: Y \: \overline{Z} + X \: Y \: Z$ converted into the canonica...

Add Synced Question

×