Register

GATE ECE 2009 | Question: 16

• recategorized by
417 views
1 1 vote

In a microprocessor, the service routine for a certain interrupt starts from a fixed location of memory which cannot be externally set, but the interrupt can be delayed or rejected. Such an interrupt is

  1. non-maskable and non-vectored
  2. maskable and non-vectored
  3. non-maskable and vectored
  4. maskable and vectored

Please log in or register to answer this question.

← Previous · GATE ECE 2009 | Ques...Next → · GATE ECE 2009 | Ques...
← Previous in category · GATE ECE 2010 | Ques...Next in category → · GATE ECE 1993 | Ques...
Position:
Show:
Voting & Accepting an answer helps improve the community

Related questions

0 0 votes
0 0 answers
524
524 views
admin asked Sep 29, 2022
524 views
GATE ECE 2000 | Question 1.16
The number of hardware interrupts (which require an external signal to interrupt) present in an $8085$ microprocessor are$1$$4$$5$$13$
0 0 votes
0 0 answers
397
397 views
admin asked Oct 17, 2022
397 views
GATE ECE 2005 | Question: 81b
Statement for Linked Answer Questions $81 a$ and $81 b$:Consider an $8085$ microprocessor systemIf in addition following code exists from $019 \mathrm{H}$ onwards,$\text{...
0 0 votes
0 0 answers
430
430 views
admin asked Oct 2, 2022
430 views
GATE ECE 1997 | Question 2.10
In an $8085 \; \mu \; \mathrm{P}$ system, the $\text{RST}$ instruction will cause an interruptonly if an interrupt service routine is not being executedonly if a bit in t...
0 0 votes
0 0 answers
414
414 views
admin asked Oct 2, 2022
414 views
GATE ECE 1997 | Question 4.3
The following insturctions have been executed by an $8085 \; \mu \mathrm{P}$$\begin{array}{cl}\text { ADDRESS (HEX) } & \text { INSTRUCTION } \\ 6010 & \text { LXI H, 8A ...

Add Synced Question

×