Register

GATE ECE 2015 Set 2 | Question: 39

• recategorized by
379 views

Please log in or register to answer this question.

Answer:
← Previous · GATE ECE 2015 Set 2 ...Next → · GATE ECE 2015 Set 2 ...
← Previous in category · GATE ECE 2015 Set 2 ...Next in category → · GATE ECE 2015 Set 2 ...
Position:
Show:
Voting & Accepting an answer helps improve the community

Related questions

0 0 votes
0 0 answers
351
351 views
Milicevic3306 asked Mar 27, 2018
351 views
GATE ECE 2015 Set 2 | Question: 12
In the circuit shown, $V_{0} = V_{0A}$ for switch $SW$ in position $A$ and $V_{0} = V_{0B}$ for $SW$ in position $B$. Assume that the opamp is ideal. The value of $\dfrac...
0 0 votes
0 0 answers
608
608 views
Milicevic3306 asked Mar 27, 2018
608 views
GATE ECE 2015 Set 2 | Question: 13
In the bistable circuit shown, the ideal opamp has saturation levels of $\pm\: 5\: V.$ The value of $R_{1} \text{(in}\: k\Omega)$ that gives a hysteresis width of $500\: ...
0 0 votes
0 0 answers
473
473 views
Milicevic3306 asked Mar 27, 2018
473 views
GATE ECE 2015 Set 2 | Question: 40
Assuming that the opamp in the circuit shown below is ideal, the output voltage ܸ$V_{o}$ (in volts) is________.
0 0 votes
0 0 answers
313
313 views
Milicevic3306 asked Mar 27, 2018
313 views
GATE ECE 2015 Set 2 | Question: 41
For the voltage regulator circuit shown, the input voltage $(V_{in})$ is $20 V \pm 20\%$ and the regulated output voltage $(V_{out})$ is $10\: V.$ Assume the opamp to be ...

Add Synced Question

×