• recategorized by
1,061 views
0 0 votes

A sample and hold circuit is implemented using a resistive switch and a capacitor with a time constant of $1 \; \mu \mathrm{s}$. The time for the sampling switch to stay closed to charge a capacitor adequately to a full scale voltage of $1 \mathrm{~V}$ with $12$-bit accuracy is ___________ $\mu \mathrm{s}$ (rounded off to two decimal places).

Please log in or register to answer this question.

Answer:
Position:
Show:

Related questions

0 0 votes
0 0 answers
1.1k
1.1k views
admin asked May 20, 2023
1,134 views
The signal-to-noise ratio $\mathrm{SNR}$ of an $\mathrm{ADC}$ with a full-scale sinusoidal input is given to be $61.96 \mathrm{~dB}$. The resolution of the $\mathrm{ADC}$...
0 0 votes
0 0 answers
443
443 views
admin asked Sep 29, 2022
443 views
The number of comparators in a $4$ bit flash $\text{ADC}$ is$4$$5$$15$$16$
0 0 votes
0 0 answers
349
349 views
admin asked Sep 21, 2022
349 views
The signal to quantisation noise ratio in an $n$-bit $\text{PCM}$ systemdepends upon the sampling frequency employedis independent of the value of ' $n$ 'increases with i...
5 5 votes
2 2 answers
1.2k
1.2k views
admin asked May 20, 2023
1,197 views
What is the smallest number with distinct digits whose digits add up to $45?$$123555789$$123457869$$123456789$$99999$

Add Synced Question

×