Register

GATE ECE 2019 | Question: 14

• recategorized by
790 views
0 0 votes

In the circuit shown, what are the values of $F$ for $EN=0$ and $EN=1,$ respectively?

  1. $\text{0 and D}$
  2. $\text{Hi-Z and D}$
  3. $\text{0 and 1}$
  4. $\text{Hi-Z and}$ $ \overline{D}$

Please log in or register to answer this question.

Answer:
← Previous · GATE ECE 2019 | Ques...Next → · GATE ECE 2019 | Ques...
← Previous in category · GATE ECE 2019 | Ques...Next in category → · GATE ECE 2020 | Ques...
Position:
Show:
Voting & Accepting an answer helps improve the community

Related questions

0 0 votes
0 0 answers
676
676 views
Arjun asked Feb 12, 2019
676 views
GATE ECE 2019 | Question: 15
In the circuit shown, $A$ and $B$ are the inputs and $F$ is the output. What is the functionality of the circuit?LatchXNORSRAM CellXOR
1 1 vote
0 0 answers
829
829 views
admin asked Nov 25, 2017
829 views
GATE ECE 2017 Set 2 | Question: 45
A programmable logic array (PLA) is shown in the figure. The Boolean function $F$ implemented is$\overline{P} \: \overline{Q}R+ \overline{P}QR+P \overline{Q} \: \overli...
2 2 votes
2 2 answers
796
796 views
Milicevic3306 asked Mar 27, 2018
796 views
GATE ECE 2015 Set 2 | Question: 14
In the figure shown, the output ܻ$Y = AB + \overline{C}\:\:\overline{D}$ is required to be ܻ The gates $G1$ and $G2$ must be, respectively,NOR, OROR, NANDNAND, ORAND,NAND
0 0 votes
0 0 answers
559
559 views
Milicevic3306 asked Mar 27, 2018
559 views
GATE ECE 2016 Set 3 | Question: 18
The minimum number of $2$-input $NAND$ gates required to implement a $2$-input $XOR$ gate is$4$$5$$6$$7$

Add Synced Question

×