GO Electronics
Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Questions
Unanswered
Tags
Subjects
Users
Ask
New Blog
Blogs
Exams
Dark Mode
Recent questions tagged logic-gates
0
votes
0
answers
1
GATE ECE 2019 | Question: 14
In the circuit shown, what are the values of $F$ for $EN=0$ and $EN=1,$ respectively? $\text{0 and D}$ $\text{Hi-Z and D}$ $\text{0 and 1}$ $\text{Hi-Z and}$ $ \overline{D}$
Arjun
asked
in
Digital Circuits
Feb 12, 2019
by
Arjun
6.0k
points
110
views
gate2019-ec
digital-circuits
logic-gates
0
votes
0
answers
2
GATE ECE 2019 | Question: 15
In the circuit shown, $A$ and $B$ are the inputs and $F$ is the output. What is the functionality of the circuit? Latch XNOR SRAM Cell XOR
Arjun
asked
in
Digital Circuits
Feb 12, 2019
by
Arjun
6.0k
points
110
views
gate2019-ec
digital-circuits
logic-gates
0
votes
0
answers
3
GATE ECE 2016 Set 3 | Question: 17
The logic functionality realized by the circuit shown below is $OR$ $XOR$ $NAND$ $AND$
Milicevic3306
asked
in
Digital Circuits
Mar 28, 2018
by
Milicevic3306
15.8k
points
89
views
gate2016-ec-3
digital-circuits
combinational-circuits
logic-gates
0
votes
0
answers
4
GATE ECE 2016 Set 3 | Question: 18
The minimum number of $2$-input $NAND$ gates required to implement a $2$-input $XOR$ gate is $4$ $5$ $6$ $7$
Milicevic3306
asked
in
Digital Circuits
Mar 28, 2018
by
Milicevic3306
15.8k
points
67
views
gate2016-ec-3
digital-circuits
combinational-circuits
logic-gates
0
votes
0
answers
5
GATE ECE 2016 Set 3 | Question: 44
For the circuit shown in the figure, the delays of NOR gates, multiplexers and inverters are $2$ ns, $1.5$ ns and $1$ ns, respectively. If all the inputs $P, Q, R, S$ and $T$ are applied at the same time instant, the maximum propagation delay (in ns) of the circuit is _________
Milicevic3306
asked
in
Digital Circuits
Mar 28, 2018
by
Milicevic3306
15.8k
points
70
views
gate2016-ec-3
numerical-answers
digital-circuits
combinational-circuits
logic-gates
0
votes
0
answers
6
GATE ECE 2015 Set 3 | Question: 15
In the circuit shown, diodes $D_{1}, D_{2}$ and $D_{3}$ are ideal, and the inputs $E_{1} , E_{2}$ and $E_{3}$ are $“0\: V”$ for logic $‘0’$ and $“10\: V”$ for logic $‘1’$. What logic gate does the circuit represent? $3$-input OR gate $3$-input NOR gate $3$-input AND gate $3$-input XOR gate
Milicevic3306
asked
in
Digital Circuits
Mar 28, 2018
by
Milicevic3306
15.8k
points
71
views
gate2015-ec-3
digital-circuits
combinational-circuits
logic-gates
0
votes
0
answers
7
GATE ECE 2015 Set 3 | Question: 37
A universal logic gate can implement any Boolean function by connecting sufficient number of them appropriately. Three gates are shown. Which one of the following statements is TRUE? Gate $1$ is a universal gate Gate $2$ is a universal gate Gate $3$ is a universal gate None of the gates shown is a universal gate
Milicevic3306
asked
in
Digital Circuits
Mar 28, 2018
by
Milicevic3306
15.8k
points
69
views
gate2015-ec-3
digital-circuits
combinational-circuits
logic-gates
0
votes
0
answers
8
GATE ECE 2015 Set 2 | Question: 14
In the figure shown, the output ܻ$Y = AB + \overline{C}\:\:\overline{D}$ is required to be ܻ The gates $G1$ and $G2$ must be, respectively, NOR, OR OR, NAND NAND, OR AND,NAND
Milicevic3306
asked
in
Digital Circuits
Mar 28, 2018
by
Milicevic3306
15.8k
points
71
views
gate2015-ec-2
digital-circuits
combinational-circuits
logic-gates
0
votes
0
answers
9
GATE ECE 2015 Set 1 | Question: 38
A $3$-input majority gate is defined by the logic function $M(a,b,c)=ab+bc+ca$. Which one of the following gates is represented by the function $M(\overline{M(a,b,c)}, M(a,b,\overline{c}),c)$? $3$-input NAND gate $3$-input XOR gate $3$-input NOR gate $3$-input XNOR gate
Milicevic3306
asked
in
Digital Circuits
Mar 28, 2018
by
Milicevic3306
15.8k
points
35
views
gate2015-ec-1
digital-circuits
logic-gates
0
votes
0
answers
10
GATE ECE 2014 Set 4 | Question: 15
In the circuit shown in the figure, if $C=0$, the expression for $Y$ is $Y=A \overline{B} + \overline{A}B$ $Y=A+B$ $Y=\overline{A} + \overline{B}$ $Y=A \: B$
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
50
views
gate2014-ec-4
digital-circuits
combinational-circuits
logic-gates
0
votes
0
answers
11
GATE ECE 2014 Set 1 | Question: 40
The output $F$ in the digital logic circuit shown in the figure is $F = \overline{X}\:Y\:Z + X\:\overline{Y}\:Z$ $F = \overline{X}\:Y\:\overline{Z} + X\:\overline{Y}\:\overline{Z}$ $F = \overline{X}\:\overline{Y}\:Z + X\:Y\:Z$ $F = \overline{X}\:\overline{Y}\:\overline{Z} + X\:Y\:Z$
Milicevic3306
asked
in
Combinational Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
64
views
gate2014-ec-1
digital-circuits
combinational-circuits
logic-gates
0
votes
0
answers
12
GATE ECE 2018 | Question: 47
The logic gates shown in the digital circuit below use strong pull-down $\text{nMOS}$ transistors for LOW logic level at the outputs. When the pull-downs are off, high-value resistors set the output logic levels to HIGH (i.e. the pull-ups are weak). Note that some nodes ... values of $X_{3}X_{2}X_{1}X_{0}$ (out of the $16$ possible values) that give $Y=1$ is ________.
gatecse
asked
in
Digital Circuits
Feb 19, 2018
by
gatecse
1.5k
points
118
views
gate2018-ec
numerical-answers
digital-circuits
combinational-circuits
logic-gates
0
votes
0
answers
13
GATE ECE 2018 | Question: 8
The logic function $f(X, Y)$ realized by the given circuit is NOR AND NAND XOR
gatecse
asked
in
Digital Circuits
Feb 19, 2018
by
gatecse
1.5k
points
84
views
gate2018-ec
digital-circuits
combinational-circuits
logic-gates
1
vote
0
answers
14
GATE ECE 2017 Set 2 | Question: 45
A programmable logic array (PLA) is shown in the figure. The Boolean function $F$ implemented is $\overline{P} \: \overline{Q}R+ \overline{P}QR+P \overline{Q} \: \overline{R}$ $(\overline{P}+\overline{Q}+R)(\overline{P}+Q+R)(P+\overline{Q}+\overline{R})$ ... $(\overline{P}+\overline{Q}+R)(\overline{P}+Q+R)(P+\overline{Q}+R)$
admin
asked
in
Digital Circuits
Nov 25, 2017
by
admin
21.7k
points
165
views
gate2017-ec-2
digital-circuits
combinational-circuits
logic-gates
0
votes
0
answers
15
GATE ECE 2017 Set 2 | Question: 15
For the circuit shown in the figure, P and Q are the inputs and Y is the output. The logic implemented by the circuit is XNOR XOR NOR OR
admin
asked
in
Digital Circuits
Nov 23, 2017
by
admin
21.7k
points
96
views
gate2017-ec-2
logic-gates
digital-circuits
To see more, click for the
full list of questions
or
popular tags
.
Welcome to GO Electronics, where you can ask questions and receive answers from other members of the community.