Register
Filter

Most viewed questions in Others

0 votes
1 answer
47
GATE ECE 2023 | Question: 28
Let $\boldsymbol{x}$ be an $n \times 1$ real column vector with length $l=\sqrt{\boldsymbol{x}^{T} \boldsymbol{x}}$ The trace of the matrix $P=\boldsymbol{x} \boldsymbol{x}^{T}$ is $l^{2}$ $\frac{l^{2}}{4}$ $l$ $\frac{l^{2}}{2}$
Let $\boldsymbol{x}$ be an $n \times 1$ real column vector with length $l=\sqrt{\boldsymbol{x}^{T} \boldsymbol{x}}$ The trace of the matrix $P=\boldsymbol{x} \boldsymbol{...
0 votes
0 answers
48
GATE ECE 2024 | Question: 19
In a number system of base $r$, the equation $x^{2}-12 x+37=0$ has $x=8$ as one of its solutions. The value of $r$ is $\_\_\_\_\_\_\_$.
In a number system of base $r$, the equation $x^{2}-12 x+37=0$ has $x=8$ as one of its solutions. The value of $r$ is $\_\_\_\_\_\_\_$.
0 votes
0 answers
51
GATE ECE 2022 | Question: 1
Consider the two-dimensional vector field $\overrightarrow{\rm F}(x, y) = x \overrightarrow{i} + y \overrightarrow{j},$ where $\overrightarrow{i}$ and $\overrightarrow{j}$ denote the unit vectors along the $x - $axis and the $y - $ ... $0$ $1$ $8 + 2 \pi$ $ - 1$
Consider the two-dimensional vector field $\overrightarrow{\rm F}(x, y) = x \overrightarrow{i} + y \overrightarrow{j},$ where $\overrightarrow{i}$ and $\overrightarrow{j}...
0 votes
1 answer
52
GATE ECE 2005 | Question: 57
The given figure shows a ripple counter using positive edge triggered flip-flops. If the present state of the counter is $Q_{2} \; Q_{1} \; Q_{0}=011$, then its next state $\left(Q_{2} \; Q_{1} \; Q_{n}\right)$ will be $010$ $100$ $111$ $101$
The given figure shows a ripple counter using positive edge triggered flip-flops. If the present state of the counter is $Q_{2} \; Q_{1} \; Q_{0}=011$, then its next stat...
2 votes
0 answers
53
GATE ECE 2023 | Question: 24
For the circuit shown below, the propagation delay of each $ \mathrm{NAND}$ gate is $1 \mathrm{~ns}$. The critical path delay, in $\text{ns,}$ is______________(rounded off to the nearest integer).
For the circuit shown below, the propagation delay of each $ \mathrm{NAND}$ gate is $1 \mathrm{~ns}$. The critical path delay, in $\text{ns,}$ is______________(rounded of...
0 votes
0 answers
55
GATE ECE 2023 | Question: 2
The rate of increase, of a scalar field $f(x, y, z)=x y z$, in the direction $v=(2,1,2)$ at a point $(0,2,1)$ is $\frac{2}{3}$ $\frac{4}{3}$ $2$ $4$
The rate of increase, of a scalar field $f(x, y, z)=x y z$, in the direction $v=(2,1,2)$ at a point $(0,2,1)$ is$\frac{2}{3}$$\frac{4}{3}$$2$$4$
0 votes
0 answers
57
GATE ECE 2023 | Question: 11
In the circuit shown below, $\text{V}_1$ and $\text{V}_2$ are bias voltages. Based on input and output impedances, the circuit behaves as a voltage controlled voltage source. voltage controlled current source. current controlled voltage source. current controlled current source.
In the circuit shown below, $\text{V}_1$ and $\text{V}_2$ are bias voltages. Based on input and output impedances, the circuit behaves as avoltage controlled voltage sour...
0 votes
0 answers
58
GATE ECE 2024 | Question: 22
In the circuit given below, the switch $\text{S}$ was kept open for a sufficiently long time and is closed at time $t=0$. The time constant (in seconds) of the circuit for $t>0$ is $\_\_\_\_\_\_$.
In the circuit given below, the switch $\text{S}$ was kept open for a sufficiently long time and is closed at time $t=0$. The time constant (in seconds) of the circuit fo...
0 votes
0 answers
65
GATE ECE 2023 | Question: 4
The value of the contour integral, $\oint_C\left(\frac{z+2}{z^2+2 z+2}\right) d z$, where the contour $\mathrm{C}$ is $\left\{z:\left|z+1-\frac{3}{2} j\right|=1\right\}$, taken in the counter clockwise direction, is $-\pi(1+j)$ $\pi(1+j)$ $\pi(1-j)$ $-\pi(1-j)$
The value of the contour integral, $\oint_C\left(\frac{z+2}{z^2+2 z+2}\right) d z$, where the contour $\mathrm{C}$ is $\left\{z:\left|z+1-\frac{3}{2} j\right|=1\right\}$,...
0 votes
0 answers
66
GATE ECE 2023 | Question: 21
The signal-to-noise ratio $\mathrm{SNR}$ of an $\mathrm{ADC}$ with a full-scale sinusoidal input is given to be $61.96 \mathrm{~dB}$. The resolution of the $\mathrm{ADC}$ is_____________bits (rounded off to the nearest integer).
The signal-to-noise ratio $\mathrm{SNR}$ of an $\mathrm{ADC}$ with a full-scale sinusoidal input is given to be $61.96 \mathrm{~dB}$. The resolution of the $\mathrm{ADC}$...
0 votes
0 answers
69
GATE ECE 2005 | Question: 5
The function $x(t)$ is shown in the figure. Even and odd parts of a unit-step function $u(t)$ are respectively, $\frac{1}{2}, \frac{1}{2} x(t)$ $-\frac{1}{2}, \frac{1}{2} x(t)$ $\frac{1}{2},-\frac{1}{2} x(t)$ $-\frac{1}{2},-\frac{1}{2} x(t)$
The function $x(t)$ is shown in the figure. Even and odd parts of a unit-step function $u(t)$ are respectively,$\frac{1}{2}, \frac{1}{2} x(t)$$-\frac{1}{2}, \frac{1}{2} x...
0 votes
0 answers
71
GATE ECE 1997 | Question 1.10
A deterministic signal has the power spectrum given in the figure is, The minimum sampling rate needed to completely represent this signal is $1 \; \mathrm{kHz}$ $2 \; \mathrm{kHz}$ $3 \; \mathrm{kHz}$ None of the above
A deterministic signal has the power spectrum given in the figure is, The minimum sampling rate needed to completely represent this signal is$1 \; \mathrm{kHz}$$2 \; \mat...
0 votes
1 answer
73
GATE ECE 2023 | Question: 53
In a given sequential circuit, initial states are $Q_1=1$ and $Q_2=0$. For a clock frequency of $1 \; \mathrm{MHz}$, the frequency of signal $\mathrm{Q}_2$ in $\mathrm{kHz}$, is __________ (rounded off to the nearest integer).
In a given sequential circuit, initial states are $Q_1=1$ and $Q_2=0$. For a clock frequency of $1 \; \mathrm{MHz}$, the frequency of signal $\mathrm{Q}_2$ in $\mathrm{kH...
0 votes
0 answers
75
GATE ECE 2023 | Question: 14
The synchronous sequential circuit shown below works at a clock frequency $1 \; \mathrm{GHz}$. The throughput, in $\text{Mbits/s,}$ and the latency, in $\text{ns,}$ respectively, are $1000,3$ $333.33,1$ $2000,3$ $333.33,3$
The synchronous sequential circuit shown below works at a clock frequency $1 \; \mathrm{GHz}$. The throughput, in $\text{Mbits/s,}$ and the latency, in $\text{ns,}$ respe...
0 votes
0 answers
77
GATE ECE 2000 | Question 2.14
In given figure, the steady state output voltage corresponding to the input voltage $3+4 \sin 100 t \mathrm{~V}$ is $3+\frac{4}{\sqrt{2}} \sin \left(100 t-\frac{\pi}{4}\right) \mathrm{V}$ $3+4 \sqrt{2} \sin \left(100 t-\frac{\pi}{4}\right) \mathrm{V}$ ... $3+4 \sin \left(100 t \div \frac{\pi}{4}\right) \mathrm{V}$
In given figure, the steady state output voltage corresponding to the input voltage $3+4 \sin 100 t \mathrm{~V}$ is$3+\frac{4}{\sqrt{2}} \sin \left(100 t-\frac{\pi}{4}\ri...
0 votes
0 answers
80
GATE ECE 2002 | Question: 2.10
The circuit in the figure is has two $\text{CMOS NOR}$-gates. This circuit functions as a flip-flop schmitt trigger nonostable multivibrator astable multivibrator
The circuit in the figure is has two $\text{CMOS NOR}$-gates. This circuit functions as aflip-flopschmitt triggernonostable multivibratorastable multivibrator
Page: