Electronis Discussion
Ask us anything
Toggle navigation
GO Electronics
Email or Username
Password
Remember
Login
Register
|
I forgot my password
Activity
Questions
Unanswered
Tags
Subjects
Users
Ask
New Blog
Blogs
Exams
GATE ECE 2017 Set 2 | Question: 17
0
votes
33
views
In a DRAM,
periodic refreshing is not required
information is stored in a capacitor
information is stored in a latch
both read and write operations can be performed simultaneously
gate2017-ec-2
semiconductor
digital-circuits
asked
Nov 23, 2017
in
Digital Circuits
by
admin
(
2.8k
points)
retagged
Apr 14, 2020
by
soujanyareddy13
|
33
views
answer
comment
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
0
Answers
← Prev Question
Next Question →
← Prev. Qn. in Cat.
Next Qn. in Cat. →
Answer:
B
Exact tag match
Welcome to GO Electronics, where you can ask questions and receive answers from other members of the community.
1,174
questions
78
answers
11
comments
43,917
users