recategorized by
1,010 views

1 Answer

0 0 votes

Detailed Video Solution: https://youtu.be/6cP7omPN4qQ 

We can easily solve it by considering cases:

Case 1: When $A= 0, B = 0$

In this case, $f(A,B,C,D) = C$

So, $f = 1$ for the following input combinations: $(A,B,C,D) = (0,0,1,0), (0,0,1,1)$ i.e. $f(A,B,C,D)=1$ for minterms $m_2, m_3.$

Hence, Options $A,C$ are eliminated. 

Now, in the remaining two options, we consider whether $f(A,B,C,D)$ is $1$ or not, for minterm $m_9.$

So, consider case 2: When $A= 1, B = 0$

In this case, $f(A,B,C,D) = \overline{C}$

So, $f = 1$ for the following input combinations: $(A,B,C,D) = (1,0,0,0), (1,0,0,1)$ i.e. $f(A,B,C,D)=1$ for minterms $m_8, m_9.$

Hence, Option $B$ is also eliminated. 

Final answer is Option D.

Detailed Video Solution: https://youtu.be/6cP7omPN4qQ 

edited by
Answer:
Position:
Show:

Related questions

4 4 votes
1 1 answer
1.5k
1.5k views
go_editor asked Feb 13, 2020
1,488 views
The figure below shows a multiplexer where $S_{1}$ and $S_{0}$ are the select lines, $I_{0}$ to $I_{3}$ are the input data lines, $\text{EN}$ is the enable line, and $\te...
0 0 votes
0 0 answers
695
695 views
Milicevic3306 asked Mar 27, 2018
695 views
A $4:1$ multiplexer is to be used for generating the output carry of a full adder. $A$ and $B$ are the bits to be added while $C_{in}$ is the input carry and $C_{out}$ is...
0 0 votes
0 0 answers
895
895 views
Milicevic3306 asked Mar 27, 2018
895 views
The functionality implemented by the circuit below is$2$-to-$1$ multiplexer $4$-to-$1$ multiplexer$7$-to-$1$ multiplexer$6$-to-$1$ multiplexer
2 2 votes
1 1 answer
1.1k
1.1k views
Milicevic3306 asked Mar 26, 2018
1,125 views
An $8$- to $1$ multiplexer is used to implement a logical function $Y$ as shown in the figure. The output $Y$ is given by$Y = A \: \overline{B} \:C+A \: \overline{C} \:D...

Add Synced Question

×