recategorized by
417 views
0 0 votes

The transistors used in a portion of the TTL gate shown in the figure have a $\beta=100$. The base-emitter voltage of is $0.7 \mathrm{~V}$ for a transistor in active region and $0.75 \mathrm{~V}$ for a transistor in saturation. If the sink current $I=1 \mathrm{~mA}$ and the output is at logic $0,$ then the current $I_{R}$ will be equal to

  1. $0.65 \mathrm{~mA}$.
  2. $0.70 \mathrm{~mA}$
  3. $0.75 \mathrm{~mA}$.
  4. $1.00 \mathrm{~mA}$

Please log in or register to answer this question.

Answer:
Position:
Show:

Related questions

0 0 votes
0 0 answers
233
233 views
admin asked Sep 22, 2022
233 views
The circuit using a $\text{BJT}$ with $\beta=50$ and $\mathrm{V}_{\mathrm{BE}}=0.7 \mathrm{~V}$ is shown in the figure. The base current $\mathrm{I}_{\mathrm{B}}$ and col...
0 0 votes
0 0 answers
266
266 views
admin asked Sep 22, 2022
266 views
For an $\text{npn}$ transistor connected as shown in the figure, $V_{B E}=0.7$ volts. Given that reverse saturation current of the junction at room temperature $300^{\cir...
0 0 votes
0 0 answers
276
276 views
admin asked Sep 22, 2022
276 views
Both transistors $\mathrm{T} 1$ and $\mathrm{T} 2$ show in the figure, have a threshold voltage of $1$ Volts. The device parameters $\mathrm{K}_1$ and $\mathrm{K}_2$ of $...
0 0 votes
0 0 answers
257
257 views
admin asked Sep 22, 2022
257 views
Common Data Questions 78, 79, 80Given, $r_{d}=20 \; \mathrm{k} \Omega, \mathrm{I}_{\mathrm{DSS}}=10 \mathrm{~mA}, \mathrm{~V}_{p}=-8 \mathrm{~V}$$\mathrm{I}_{\mathrm{D}}$...

Add Synced Question

×