• recategorized by
2,856 views

1 Answer

0 0 votes
We need to check for the state CBA → 110 at which we need to clear the inputs (CBA → 000)….

let us represent the output of 2 input gate to be X….

Note : we are passing the complements of C and B to the 2 input GATE….

when C' = 1 and B' = 0 , X should be 1

when C' = 0 and B' = 1 , X should be 1

when C' = 1 and B' = 1 , X should be 1

But only when C' = 0 and B' = 0 , X should be 0 (Since this is the case where C=1 and B=1  and also the clear inputs (active low) are low)

The output represents the OR Gate…

Answer : Option C
Answer:
Position:
Show:

Related questions

1 1 vote
0 0 answers
338
338 views
admin asked Sep 22, 2022
338 views
The present output $Q_{n}$ of an edge triggered JK flip-flop is logic $0.$ If $\mathrm{J}=1$, then $\mathrm{Q}_{n+1}$cannot be determinedwill be logic $0$will be logic $1...
0 0 votes
0 0 answers
423
423 views
admin asked Sep 25, 2022
423 views
A master-slave flip-flop has the characteristic thatchange in the input immediately reflected in the outputchange in the output occurs when the state of the master is aff...
3 3 votes
1 1 answer
438
438 views
gatecse asked Feb 23
438 views
The negative edge triggered JK flip-flop in the Figure has J and K inputs tied to Logic High and a square wave of $10$ cycles/second is applied to its clock (C) input.The...
1 1 vote
1 1 answer
483
483 views
admin asked Oct 2, 2022
483 views
In a $\text{J-K}$ flip-flip we have $\text{J} = \overline{Q}$ and $\text{K}=1$. Assuming the flip-flop was initially cleared and then clocked for $6$ puleses, the sequenc...

Add Synced Question

×