Register

GATE ECE 2026 | Question: 25

• edited by
416 views
3 3 votes

The negative edge triggered JK flip-flop in the Figure has J and K inputs tied to Logic High and a square wave of $10$ cycles/second is applied to its clock (C) input.

The frequency of the output Q (in cycles/second) is $\_\_\_\_$.

(rounded off to two decimal places)

 

1 Answer

Answer:
← Previous · GATE ECE 2026 | Ques...Next → · GATE ECE 2026 | Ques...
← Previous in category · GATE ECE 2025 | Ques...
Position:
Show:
Voting & Accepting an answer helps improve the community

Related questions

1 1 vote
1 1 answer
386
386 views
gatecse asked Feb 23
386 views
GATE ECE 2026 | Question: 17
A binary ripple counter is designed to count $(0)_{10}$ to $(64)_{10}$.Which of the following is/are the number of flip-flops required to design the counter?$6$$7$$4$$5$
1 1 vote
0 0 answers
117
117 views
gatecse asked Feb 23
117 views
GATE ECE 2026 | Question: 39
A shift-left Shift Register (SR) and a D flip-flop are connected to a synchronized clock as shown in the Figure. Assume that the SR and D flip-flops are initially cleared...
1 1 vote
1 1 answer
466
466 views
admin asked Oct 2, 2022
466 views
GATE ECE 1997 | Question 4.8
In a $\text{J-K}$ flip-flip we have $\text{J} = \overline{Q}$ and $\text{K}=1$. Assuming the flip-flop was initially cleared and then clocked for $6$ puleses, the sequenc...
0 0 votes
0 0 answers
1.1k
1.1k views
admin asked Sep 29, 2022
1,079 views
GATE ECE 2000 | Question 2.11
In given figure, the $J$ and $K$ inputs of all the four Flip-Flips are made high. The frequency of the signal at output $Y$ is$0.833 \; \mathrm{kHz}$$1.0 \; \mathrm{kHz}$...

Add Synced Question

×