The gate delay of an $\text{NMOS}$ inverter is dominated by charge time rather than discharge time because
- the driver transistor has larger threshold voltage than the load transistor
- the driver transistor has larger leakage currents compared to the load transistor
- the load transistor has a smaller $\text{W/L}$ ratio compared to the driver transistor
- none of the above