recategorized by
1,962 views
1 1 vote

​​​​​The propagation delay of the $2 \times 1$ MUX shown in the circuit is $10 \mathrm{~ns}$. Consider the propagation delay of the inverter as $0 \mathrm{~ns}$.



If $\text{S}$ is set to $1$ then the output $\text{Y}$ is $\_\_\_\_\_\_$.

  1. a square wave of frequency $100 \mathrm{MHz}$
  2. a square wave of frequency $50 \mathrm{MHz}$
  3. constant at $0$
  4. constant at $1$

 

1 Answer

Answer:
Position:
Show:

Related questions

0 0 votes
0 0 answers
1.5k
1.5k views
Arjun asked Feb 19, 2021
1,461 views
​​​​​​​The propagation delays of the $\text{XOR}$ gate, $\text{AND}$ gate and multiplexer $\text{(MUX)}$ in the circuit shown in the figure are $4\:ns$, $2\:ns$ and $1\:n...
1 1 vote
0 0 answers
2.8k
2.8k views
admin asked Feb 16, 2024
2,813 views
As shown in the circuit, the initial voltage across the capacitor is $10 \mathrm{~V}$, with the switch being open. The switch is then closed at $t=0$. The total energy di...
1 1 vote
1 1 answer
3.1k
3.1k views
admin asked Feb 16, 2024
3,112 views
​​​​​A $4$-bit priority encoder has inputs $D_{3}, D_{2}, D_{1}$, and $D_{0}$ in descending order of priority. The two-bit output $A B$ is generated as $00,01,10$, and 11...
1 1 vote
0 0 answers
1.2k
1.2k views
admin asked Feb 16, 2024
1,160 views
In the circuit shown below, the transistors $M_{1}$ and $M_{2}$ are biased in saturation. Their small signal transconductances are $g_{m 1}$ and $g_{m 2}$ respectively. N...

Add Synced Question

×