Register

GATE ECE 2000 | Question 2.11

• recategorized by
1,084 views

Please log in or register to answer this question.

Answer:
← Previous · GATE ECE 2000 | Ques...Next → · GATE ECE 2000 | Ques...
← Previous in category · GATE ECE 1999 | Ques...Next in category → · GATE ECE 2000 | Ques...
Position:
Show:
Voting & Accepting an answer helps improve the community

Related questions

0 0 votes
0 0 answers
492
492 views
admin asked Sep 29, 2022
492 views
GATE ECE 2000 | Question 2.9
A sequential circuit using $D$ Flip-Flop and logic gates is shown in figure, where $X$ and $Y$ are the inputs and $Z$ is the output. The circuit is$S-R$ Flip-Flop with in...
3 3 votes
1 1 answer
472
472 views
gatecse asked Feb 23
472 views
GATE ECE 2026 | Question: 25
The negative edge triggered JK flip-flop in the Figure has J and K inputs tied to Logic High and a square wave of $10$ cycles/second is applied to its clock (C) input.The...
1 1 vote
1 1 answer
513
513 views
admin asked Oct 2, 2022
513 views
GATE ECE 1997 | Question 4.8
In a $\text{J-K}$ flip-flip we have $\text{J} = \overline{Q}$ and $\text{K}=1$. Assuming the flip-flop was initially cleared and then clocked for $6$ puleses, the sequenc...
1 1 vote
1 1 answer
2.4k
2.4k views
admin asked Sep 22, 2022
2,385 views
GATE ECE 2005 | Question: 57
The given figure shows a ripple counter using positive edge triggered flip-flops. If the present state of the counter is $Q_{2}Q_{1}Q_{0}=011$, then its next state $\left...

Add Synced Question

×