Register

GATE ECE 2026 | Question: 17

• edited by
376 views

1 Answer

Answer:
← Previous · GATE ECE 2026 | Ques...Next → · GATE ECE 2026 | Ques...
← Previous in category · GATE ECE 2026 | Ques...Next in category → · GATE ECE 2026 | Ques...
Position:
Show:
Voting & Accepting an answer helps improve the community

Related questions

1 1 vote
0 0 answers
117
117 views
gatecse asked Feb 23
117 views
GATE ECE 2026 | Question: 39
A shift-left Shift Register (SR) and a D flip-flop are connected to a synchronized clock as shown in the Figure. Assume that the SR and D flip-flops are initially cleared...
3 3 votes
1 1 answer
412
412 views
gatecse asked Feb 23
412 views
GATE ECE 2026 | Question: 25
The negative edge triggered JK flip-flop in the Figure has J and K inputs tied to Logic High and a square wave of $10$ cycles/second is applied to its clock (C) input.The...
1 1 vote
0 0 answers
613
613 views
admin asked Sep 29, 2022
613 views
GATE ECE 2001 | Question: 2.12
The digital block in the figure, realized using two positive edge triggered D-flip-flops. Assume that for that for $t < t_{0}, Q_{1} =Q_{2} = 0.$ The circuit in the digit...
0 0 votes
0 0 answers
338
338 views
admin asked Sep 21, 2022
338 views
GATE ECE 1995 | Question 1.30
A switch-tail ring counter is made by using a single $\text{D}$ flip-flop. The resulting circuit is a$\text{SR}$ flip-flop$\text{JK}$ flip-flop$\text{D}$ flip-flop$\text{...

Add Synced Question

×