• recategorized by
856 views
0 0 votes

The logic gates shown in the digital circuit below use strong pull-down $\text{nMOS}$ transistors for LOW logic level at the outputs. When the pull-downs are off, high-value resistors set the output logic levels to HIGH (i.e. the pull-ups are weak). Note that some nodes are intentionally shorted to implement “wired logic”. Such shorted nodes will be HIGH only if the outputs of all the gates whose outputs are shorted are HIGH.

The number of distinct values of $X_{3}X_{2}X_{1}X_{0}$ (out of the $16$ possible values) that give $Y=1$ is ________.

Please log in or register to answer this question.

Answer:
Position:
Show:

Related questions

3 3 votes
1 1 answer
1.4k
1.4k views
gatecse asked Feb 19, 2018
1,432 views
A four-variable Boolean function is realized using $4\times 1$ multiplexers as shown in the figure.The minimized expression for $\text{F(U,V,W,X)}$ is $\left ( UV+\overli...
0 0 votes
0 0 answers
823
823 views
Milicevic3306 asked Mar 27, 2018
823 views
For the circuit shown in the figure, the delays of NOR gates, multiplexers and inverters are $2$ ns, $1.5$ ns and $1$ ns, respectively. If all the inputs $P, Q, R, S$ and...
0 0 votes
0 0 answers
924
924 views
gatecse asked Feb 19, 2018
924 views
In the circuit shown below, a positive edge-triggered $D$ Flip-Flop is used for sampling input data $D_{in}$ using clock $CK$. The XOR gate output $3.3$ volts for logic H...
0 0 votes
0 0 answers
654
654 views
gatecse asked Feb 19, 2018
654 views
The logic function $f(X, Y)$ realized by the given circuit is NORANDNANDXOR

Add Synced Question

×