recategorized by
1,197 views
0 0 votes

The digital logic shown in the figure satisfies the given state diagram when $Q1$ is connected to input $A$ of the XOR gate.

Suppose the XOR gate is replaced by an XNOR gate. Which one of the following options preserves the state

diagram?

  1. Input $A$ is connected to $\overline{Q2}$
  2. Input $A$ is connected to $Q2$
  3. Input $A$ is connected to $\overline{Q1}$ and $S$ is complemented
  4. Input $A$ is connected to $\overline{Q1}$

1 Answer

0 0 votes
Here the gate equation is given as $A\oplus S=Q_{1}\oplus S$

Now XOR gate changes to XNOR gate and still the equation remain same, i.e. $A\odot S=Q_{1}\odot S$

Now both equation will be equal when $Q_{1}\oplus S=Q_{1}\odot S’=Q_{1}’\odot S$

So, in place of $Q_{1}$ if we place $Q_{1}’$ both will give similar output.
Answer:
Position:
Show:

Related questions

1 1 vote
1 1 answer
1.1k
1.1k views
Milicevic3306 asked Mar 25, 2018
1,091 views
Five JK flip-flops are cascaded to form the circuit shown in Figure. Clock pulses at a frequency of $1\: MHz$ are applied as shown. The frequency $(\text{in}\:kHz)$ of th...
4 4 votes
1 answers 1 answer
1.3k
1.3k views
Milicevic3306 asked Mar 25, 2018
1,270 views
Consider the Boolean function $F(w,x,y,z) = wy + xy + \overline{w}\:xyz + \overline{w}\:\overline{x}\:y + xz + \overline{x}\:\overline{y}\:\overline{z}.$ Which one of th...
0 0 votes
0 0 answers
685
685 views
Milicevic3306 asked Mar 26, 2018
685 views
The circuit shown in the figure is a Toggle Flip FlopJK Flip FlopSR LatchMaster-Slave D Flip Flop
0 0 votes
0 0 answers
1.1k
1.1k views
admin asked Nov 17, 2017
1,090 views
A finite state machine (FSM) is implemented using the D flip-flop A and B, and logic gates, as shown in the figure below. The four possible states of the FSM are $Q_{A}Q_...

Add Synced Question

×