• retagged by
2,061 views
2 2 votes

A universal logic gate can implement any Boolean function by connecting sufficient number of them appropriately. Three gates are shown.

Which one of the following statements is TRUE?

  1. Gate $1$ is a universal gate
  2. Gate $2$ is a universal gate
  3. Gate $3$ is a universal gate
  4. None of the gates shown is a universal gate

1 Answer

Best answer
2 2 votes

$\color{red}{\text{Find Detailed Video Solution Below}}$ $\color{BLACK}{\text{  , With best way to check functional completeness:}}$

https://youtu.be/MJgwNj8y3tw?t=1985&feature=shared

For Digital Circuits, we always assume that 0 and 1 are available as gate inputs. Explained HERE.

So, to check if Gate 3 is functionally complete Or not, we need to check $\{ F_3 = \overline{X} + Y, 0, 1 \}$ is functionally complete Or not. 

Now apply Post’s functional completeness theorem on the set $\{ F_3 = \overline{X} + Y, 0, 1 \}.$

Do the same for Gate 1 & Gate 2. i.e. apply Post’s functional completeness theorem on the sets $\{ F_1 = X + Y, 0, 1 \}$ and $\{ F_2 = XY, 0, 1 \}.$  

Functional Completeness Complete Playlist: Functional Completeness - Complete Playlist - Post's Theorem 


This question (Implication gate) has come in GATE 3 Times:

https://gateoverflow.in/1696/gate-cse-1998-question-5

https://ec.gateoverflow.in/762/gate-ece-2015-set-3-question-37

https://ec.gateoverflow.in/1665/gate-ece-2022-question-39

• selected by
Answer:
Position:
Show:

Related questions

0 0 votes
0 0 answers
699
699 views
Milicevic3306 asked Mar 27, 2018
699 views
In the circuit shown, diodes $D_{1}, D_{2}$ and $D_{3}$ are ideal, and the inputs $E_{1} , E_{2}$ and $E_{3}$ are $“0\: V”$ for logic $‘0’$ and $“10\: V”$ for logic $‘1’$...
2 2 votes
2 2 answers
739
739 views
Milicevic3306 asked Mar 27, 2018
739 views
In the figure shown, the output ܻ$Y = AB + \overline{C}\:\:\overline{D}$ is required to be ܻ The gates $G1$ and $G2$ must be, respectively,NOR, OROR, NANDNAND, ORAND,NAND
0 0 votes
0 0 answers
696
696 views
Milicevic3306 asked Mar 27, 2018
696 views
The logic functionality realized by the circuit shown below is $OR$$XOR$$NAND$$AND$
0 0 votes
0 0 answers
803
803 views
Milicevic3306 asked Mar 27, 2018
803 views
For the circuit shown in the figure, the delays of NOR gates, multiplexers and inverters are $2$ ns, $1.5$ ns and $1$ ns, respectively. If all the inputs $P, Q, R, S$ and...

Add Synced Question

×