• recategorized by
1,499 views
4 4 votes

The figure below shows a multiplexer where $S_{1}$ and $S_{0}$ are the select lines, $I_{0}$ to $I_{3}$ are the input data lines, $\text{EN}$ is the enable line, and $\text{F(P, Q, R)}$ is the output. $\text{F}$ is 

                               

  1. $PQ+\overline{Q}R.$
  2. $PQ+Q\overline{R}.$
  3. $P\overline{Q}R+\overline{P}Q.$
  4. $\overline{Q}+PR.$

1 Answer

0 0 votes
The output equation of $F$ is as follows:

$\implies F= (\bar P\bar QI_0+\bar PQI_1+P\bar QI_2+PQI_3)*EN$

$\implies F=(\bar P\bar QR+\bar PQ*0+P\bar QR+PQ)*1$

$\implies F=\bar QR(P+\bar P)+PQ$

$\implies F=PQ+\bar QR$

Option A is correct.
Answer:
Position:
Show:

Related questions

3 3 votes
1 1 answer
1.0k
1.0k views
admin asked Sep 15, 2022
1,026 views
The Boolean function realized by the logic circuit shown is$\text{F} = \sum_{\text{m}} (0, 1, 3, 5, 9, 10, 14)$$\text{F}=\sum_{\text{m}}(2,3,5,7,8,12,13)$$\text{F}=\sum_{...
0 0 votes
0 0 answers
702
702 views
Milicevic3306 asked Mar 27, 2018
702 views
A $4:1$ multiplexer is to be used for generating the output carry of a full adder. $A$ and $B$ are the bits to be added while $C_{in}$ is the input carry and $C_{out}$ is...
0 0 votes
0 0 answers
903
903 views
Milicevic3306 asked Mar 27, 2018
903 views
The functionality implemented by the circuit below is$2$-to-$1$ multiplexer $4$-to-$1$ multiplexer$7$-to-$1$ multiplexer$6$-to-$1$ multiplexer
2 2 votes
1 1 answer
1.1k
1.1k views
Milicevic3306 asked Mar 26, 2018
1,146 views
An $8$- to $1$ multiplexer is used to implement a logical function $Y$ as shown in the figure. The output $Y$ is given by$Y = A \: \overline{B} \:C+A \: \overline{C} \:D...

Add Synced Question

×