recategorized by
1,410 views
3 3 votes

A four-variable Boolean function is realized using $4\times 1$ multiplexers as shown in the figure.

The minimized expression for $\text{F(U,V,W,X)}$ is 

  1. $\left ( UV+\overline{U}\:\overline{V}\right )\overline{W}$
  2. $\left ( UV+\overline{U}\:\overline{V}\right )\left (\overline{W}\: \overline{X}+\overline{W}\:X\right )$
  3. $\left ( U\:\overline{V}+\overline{U}\:V\right )\overline{W}$
  4. $\left ( U\:\overline{V}+\overline{U}\:V\right )\left (\overline{W}\: \overline{X}+\overline{W}\:X\right )$

1 Answer

1 1 vote
Let’s assume the output of $1^{st}$ multiplexer is Z.

now according to the output equation of $4\times1$ multiplexer:

$Z=\bar U \bar VI_0+\bar UVI_1+U\bar VI_2+UVI_3$

$\implies Z=0+\bar UV+U\bar V+0)$

$I_0$ ,$I_3$ is connected to ground & $I_2$,$I_4$ is connected to $V_{cc}$

$\left[{\because V_{cc}=1,Ground =0}\right]$

$\implies Z= \bar UV+U\bar V$

$\implies Z=(U\oplus V)$

Now $F=\bar W\bar XI_0+\bar WXI_1+W\bar XI_2+WXI_3$

$\implies F=\bar W\bar X(U\oplus V)+\bar WX(U\oplus V)$

$\implies F=(U\oplus V)(\bar W\bar X+\bar WX)$

$\implies F=(U\oplus V)(\bar W(X+\bar X))$

$\implies F=(U\oplus V)\bar W$

Option C is correct.
Answer:
Position:
Show:

Related questions

0 0 votes
0 0 answers
833
833 views
gatecse asked Feb 19, 2018
833 views
The logic gates shown in the digital circuit below use strong pull-down $\text{nMOS}$ transistors for LOW logic level at the outputs. When the pull-downs are off, high-va...
3 3 votes
1 1 answer
1.0k
1.0k views
admin asked Sep 15, 2022
1,009 views
The Boolean function realized by the logic circuit shown is$\text{F} = \sum_{\text{m}} (0, 1, 3, 5, 9, 10, 14)$$\text{F}=\sum_{\text{m}}(2,3,5,7,8,12,13)$$\text{F}=\sum_{...
4 4 votes
1 1 answer
1.5k
1.5k views
go_editor asked Feb 13, 2020
1,485 views
The figure below shows a multiplexer where $S_{1}$ and $S_{0}$ are the select lines, $I_{0}$ to $I_{3}$ are the input data lines, $\text{EN}$ is the enable line, and $\te...
0 0 votes
0 0 answers
694
694 views
Milicevic3306 asked Mar 27, 2018
694 views
A $4:1$ multiplexer is to be used for generating the output carry of a full adder. $A$ and $B$ are the bits to be added while $C_{in}$ is the input carry and $C_{out}$ is...

Add Synced Question

×