• recategorized by
412 views
0 0 votes

Consider the following statements in connection with the CMOS inverter in the figure is where both the MOSFETs are of enhancement type and both have a thresh old voltage of $2 \mathrm{~V}$.
 

Statement 1: $\mathrm{T}_{1}$ conducts when $\mathrm{V} i \geq 2 \mathrm{~V}$.
Statement 2: $T_{1}$ is always in saturation when $\mathrm{V}_{0}=0 \mathrm{~V}$.

Which of the following is correct?

  1. Only statement $1$ is TRUE
  2. Only statement $2$ is TRUE
  3. Both the statements are TRUE
  4. Both the statements are FALSE

Please log in or register to answer this question.

Answer:
Position:
Show:

Related questions

0 0 votes
0 0 answers
307
307 views
admin asked Sep 27, 2022
307 views
The inputs to a digital circuit shown in the figure is are the external signals $A, B$ and $C$.$(\overline{\mathrm{A}}, \overline{\mathrm{B}}$ and $\overline{\mathrm{C}}$...
0 0 votes
0 0 answers
346
346 views
admin asked Sep 27, 2022
346 views
It is required to design a binary mod-$5$ synchronous counter using $\text{AB}$ flip-flops such that the output $Q_{2} Q_{1} Q_{0}$ changes as $000 \rightarrow 001 \right...
0 0 votes
0 0 answers
780
780 views
admin asked Sep 27, 2022
780 views
The circuit in the figure is has two $\text{CMOS NOR}$-gates. This circuit functions as aflip-flopschmitt triggernonostable multivibratorastable multivibrator
0 0 votes
0 0 answers
329
329 views
admin asked Sep 27, 2022
329 views
If the input $X_{3}, X_{2}, X_{1}, X_{0}$ to the ROM in the figure are $8-4-2-1$ BCD numbers, then the outputs $Y_{3} Y_{2} Y_{1} Y_{0}$ are gray code numbers$2-4-2-1$ BC...

Add Synced Question

×