• edited by
556 views

2 Answers

0 0 votes
Answer : A

Pmos becomes active for input 0 and nmos becomes active for input 1 ,

A    B    Y
0    0    1
0    1    0
1    0    0
1    1    0

For input A,B as 0,0 then pmos becomes active and drives the vdd to output Y,so the answer becomes Nor logic gate
Answer:
Position:
Show:

Related questions

1 1 vote
1 1 answer
353
353 views
gatecse asked Feb 23
353 views
A Boolean function, $f(x, y, z)$ with $x$ as MSB and $z$ as LSB is realized by $4: 1$ multiplexer (MUX) with select lines, $\mathrm{S}_{1}$ and $\mathrm{S}_{0}\left(\math...
1 1 vote
0 0 answers
474
474 views
admin asked Oct 2, 2022
474 views
For the $\text{NMOS}$ logic gate shown in the figure is the logic function implemented is$\overline{\mathrm{ABCDE}}$$(\mathrm{AB}+\overline{\mathrm{C}}) \cdot(\overline{\...
0 0 votes
0 0 answers
751
751 views
admin asked Sep 29, 2022
751 views
In the TTL circuit in the figure, $\mathrm{S}_{2}$ to $\mathrm{S}_{0}$ are select lines and $\text{X}_{7}$ to $\text{X}_{0}$ are input lines. $\text{S}_{0}$ and $\text{X}...
0 0 votes
0 0 answers
565
565 views
admin asked Sep 25, 2022
565 views
Figure given below shows the internal schematic of a $\text{TTL AND-OR}$ -Invert $\text{(AOI)}$ gate. For the inputs shown in the given figure, the output $\text{Y}$ is $...

Add Synced Question

×