• recategorized by
450 views
0 0 votes

The initial contents of the $4$-bit serial-in-parallel-out, right-shift, Shift. Register shown in given figure is $0110$. After three clock pulses are applied, the contents of the Shift Register will be

  1. $0000$
  2. $0101$
  3. $1010$
  4. $1111.$

Please log in or register to answer this question.

Answer:
Position:
Show:

Related questions

3 3 votes
1 1 answer
456
456 views
gatecse asked Feb 23
456 views
The negative edge triggered JK flip-flop in the Figure has J and K inputs tied to Logic High and a square wave of $10$ cycles/second is applied to its clock (C) input.The...
1 1 vote
0 0 answers
502
502 views
admin asked Sep 20, 2022
502 views
A pulse train can be delayed by a finite number of clock periods usinga serial-in serial-out shift registera serial-in parallel-out shift registera parallel-in serial-out...
1 1 vote
0 0 answers
450
450 views
admin asked Sep 4, 2022
450 views
An $\text{S-R FLIP-FLOP}$ can be converted into a $\textsf{T FLIP FLOP}$ by connecting __________ to $\mathrm{Q}$ and ___________ to $\mathrm{\overline{Q}}$.
1 1 vote
1 1 answer
1.1k
1.1k views
admin asked Nov 17, 2017
1,050 views
Consider the D-Latch shown in the figure, which is transparent when its clock input $CK$ is high and has zero propagation delay. In the figure , the clock signal $CLK$ ha...

Add Synced Question

×