Register

GATE ECE 1996 | Question 1.11

• recategorized by
487 views
1 1 vote

A pulse train can be delayed by a finite number of clock periods using

  1. a serial-in serial-out shift register
  2. a serial-in parallel-out shift register
  3. a parallel-in serial-out shift register
  4. a paralel-in parallel-out shift register

Please log in or register to answer this question.

Answer:
← Previous · GATE ECE 1996 | Ques...Next → · GATE ECE 1996 | Ques...
← Previous in category · GATE ECE 2006 | Ques...Next in category → · GATE ECE 1995 | Ques...
Position:
Show:
Voting & Accepting an answer helps improve the community

Related questions

0 0 votes
0 0 answers
1.1k
1.1k views
admin asked Sep 29, 2022
1,080 views
GATE ECE 2000 | Question 2.11
In given figure, the $J$ and $K$ inputs of all the four Flip-Flips are made high. The frequency of the signal at output $Y$ is$0.833 \; \mathrm{kHz}$$1.0 \; \mathrm{kHz}$...
1 1 vote
0 0 answers
325
325 views
admin asked Sep 26, 2022
325 views
GATE ECE 1998 | Question 2.11
The figure shows a mod-$\mathrm{K}$ counter, here $\mathrm{K}$ is equal to$1$$2$$3$$4$
0 0 votes
0 0 answers
447
447 views
admin asked Sep 13, 2022
447 views
GATE ECE 1992 | Question 1.25
The initial contents of the $4$-bit serial-in-parallel-out, right-shift, Shift. Register shown in given figure is $0110$. After three clock pulses are applied, the conten...
1 1 vote
0 0 answers
444
444 views
admin asked Sep 4, 2022
444 views
GATE ECE 1991 | Question 1.29
An $\text{S-R FLIP-FLOP}$ can be converted into a $\textsf{T FLIP FLOP}$ by connecting __________ to $\mathrm{Q}$ and ___________ to $\mathrm{\overline{Q}}$.

Add Synced Question

×