edited by
115 views
0 votes
0 votes

A pulse train can be delayed by a finite number of clock periods using

  1. a serial-in serial-out shift register
  2. a serial-in parallel-out shift register
  3. a parallel-in serial-out shift register
  4. a paralel-in parallel-out shift register
edited by

Please log in or register to answer this question.

Answer: