in Others edited by
4 views
0 votes
0 votes

GATE ECE 1996 | Question-11

A pulse train can be delayed by a finite number of clock periods using

  1. a serial-in serial-out shift register
  2. a serial-in parallel-out shift register
  3. a parallel-in serial-out shift register
  4. a parallel-in parallel-out shift register

     

in Others edited by
by
31.3k points
4 views

Please log in or register to answer this question.

Welcome to GO Electronics, where you can ask questions and receive answers from other members of the community.