recategorized by
337 views
1 1 vote

In the following circuit, the comparator output is logic $\text{“1”}$ if $\mathrm{V}_{1}>\mathrm{V}_{2}$ and is logic $\text{“0”}$ otherwise. The D/A conversion is done as per the relation
$V_{\mathrm{DAC}}=\displaystyle{}\sum_{n=0}^{3} 2^{n-1} b_{n}$ Volts, where $b_{3}$ (MSB), $b_{2}, b_{1}$ and $b_{0}$ (LSB) are the counter outputs.

The counter starts from the clear state.


The magnitude of the error between $V_{D A C}$ and $V_{i n}$ at steady state in volts is

  1. $0.2$
  2. $0.3$
  3. $0.5$
  4. $1.0$

Please log in or register to answer this question.

Position:
Show:

Related questions

1 1 vote
0 0 answers
497
497 views
admin asked Sep 17, 2022
497 views
In the following circuit, the comparator output is logic $\text{“1”}$ if $\mathrm{V}_{1}>\mathrm{V}_{2}$ and is logic $\text{“0”}$ otherwise. The D/A conversion is done a...
1 1 vote
1 1 answer
375
375 views
admin asked Sep 17, 2022
375 views
The two numbers represented in signed $2\text{'s}$ complement form are $\mathrm{P}=11101101$ and $\mathrm{Q}=11100110$. If $\mathrm{Q}$ is subtracted from $\mathrm{P}$, t...
1 1 vote
0 0 answers
541
541 views
admin asked Sep 17, 2022
541 views
For the circuit shown in the following figure, $\mathrm{I}_{0}\text{-}\mathrm{I}_{3}$ are inputs to the $4: 1$ multiplexer. $\mathrm{R~(MSB)}$ and $\mathrm{S}$ are contro...
1 1 vote
0 0 answers
400
400 views
admin asked Sep 17, 2022
400 views
For each of the positive edge-triggered $\text{J-K}$ flip flop used in the following figure, the propagation delay is $\Delta T$.Which of the following waveforms correctl...

Add Synced Question

×