• recategorized by
358 views
1 1 vote

Two $\text{D}$-flip-flops, as shown below, are to be connected as a synchronous counter that goes through the following $\mathrm{Q}_{1} \mathrm{Q}_{0}$ sequence $00 \longrightarrow 01 \longrightarrow 11 \longrightarrow 10 \longrightarrow 00 \longrightarrow \dots$
The inputs $D_{0}$ and $D_{1}$ respectively should be connected as

  1. $\overline{\mathrm{Q}_{1}}$ and $\mathrm{Q}_{0}$
  2. $\overline{\mathrm{Q}_{0}}$ and $\mathrm{Q}_{1}$
  3. $\overline{\mathrm{Q}_{1}} \mathrm{Q}_{0}$ and $\overline{\mathrm{Q}_{1}} \mathrm{Q}_{0}$
  4. $\overline{\mathrm{Q}_{1}} \; \overline{\mathrm{Q}_{0}}$ and $\mathrm{Q}_{1} \mathrm{Q}_{0}$

Please log in or register to answer this question.

Answer:
Position:
Show:

Related questions

1 1 vote
0 0 answers
2.1k
2.1k views
admin asked Sep 20, 2022
2,083 views
For the circuit shown in figure below, two $4$-bit parallel-in serial-out shift registers loaded with the data shown are used to feed the data to a full adder. Initially,...
0 0 votes
0 0 answers
754
754 views
admin asked Sep 26, 2022
754 views
A $0$ to $6$ counter consists of $3$ flip flops and a combination circuit of $2$ input gate(s). The combination circuit consists ofone AND gateone OR gateone AND gate and...
3 3 votes
1 1 answer
486
486 views
gatecse asked Feb 23
486 views
The negative edge triggered JK flip-flop in the Figure has J and K inputs tied to Logic High and a square wave of $10$ cycles/second is applied to its clock (C) input.The...
1 1 vote
1 1 answer
520
520 views
admin asked Oct 2, 2022
520 views
In a $\text{J-K}$ flip-flip we have $\text{J} = \overline{Q}$ and $\text{K}=1$. Assuming the flip-flop was initially cleared and then clocked for $6$ puleses, the sequenc...

Add Synced Question

×