• recategorized by
398 views
1 1 vote

Choose the correct one from among the alternatives $\text{A, B, C, D}$ after matching an item from Group $1$ with the most appropriate item in Group $2.$

$$\begin{array}{|l|l|} \hline \textbf{Group 1} & \textbf{Group 2} \\\hline \text{P : Shift register} & \text{1 : Frequency division} \\ \text{Q : Counter} & \text{2 : Addressing in memory chips} \\ \text{R : Decoder} & \text{3 : Serial to parallel data conversion} \\\hline \end{array}$$

  1. $\mathrm{P}-3, \mathrm{Q}-2, \mathrm{R}-1$
  2. $\text{P – 3, Q – 1, R – 2}$
  3. $\mathrm{P}-2, \mathrm{Q}-1, \mathrm{R}-3$
  4. $\text{P – 1, Q – 2, R – 2}$

Please log in or register to answer this question.

Answer:
Position:
Show:

Related questions

0 0 votes
0 0 answers
558
558 views
admin asked Sep 25, 2022
558 views
Figure given below shows the internal schematic of a $\text{TTL AND-OR}$ -Invert $\text{(AOI)}$ gate. For the inputs shown in the given figure, the output $\text{Y}$ is $...
1 1 vote
1 1 answer
2.9k
2.9k views
admin asked Sep 25, 2022
2,866 views
In the modulo-$6$ ripple counter shown in the given figure, the output of the $2$-input gate is used to clear the J-K flip-flops.The $2$-input gate isa NAND gatea NOR gat...
0 0 votes
0 0 answers
346
346 views
admin asked Sep 27, 2022
346 views
It is required to design a binary mod-$5$ synchronous counter using $\text{AB}$ flip-flops such that the output $Q_{2} Q_{1} Q_{0}$ changes as $000 \rightarrow 001 \right...
0 0 votes
0 0 answers
275
275 views
admin asked Sep 26, 2022
275 views
In the circuit shown in the figure $\mathrm{A}$ is a parallel-in, parallel-out $4$ bit register, which loads at the rising edge of the clock $C$. The input lines are conn...

Add Synced Question

×