Register
Filter

Most viewed questions in Analog Circuits

0 votes
0 answers
1
GATE ECE 2017 Set 1 | Question: 14
The Miller effect in the context of a Common Emitter amplifier explains An increase in the low-frequency cutoff frequency An increase in the high-frequency cutoff frequency A decrease in the low-frequency cutoff frequency A decrease in the high -frequency cutoff frequency
The Miller effect in the context of a Common Emitter amplifier explainsAn increase in the low-frequency cutoff frequencyAn increase in the high-frequency cutoff frequency...
0 votes
0 answers
2
GATE ECE 2014 Set 3 | Question: 13
The figure shows a half-wave rectifier. The diode $D$ is ideal. The average steady-state current (in Amperes) through the diode is approximately ___________.
The figure shows a half-wave rectifier. The diode $D$ is ideal. The average steady-state current (in Amperes) through the diode is approximately ___________.
0 votes
0 answers
5
GATE ECE 2017 Set 2 | Question: 12
The output $V_0$ of the diode circuit shown in the figure is connected to an averaging DC voltmeter. The reading on the DC voltmeter in Volts, neglecting the voltage drop across the diode, is _________________.
The output $V_0$ of the diode circuit shown in the figure is connected to an averaging DC voltmeter. The reading on the DC voltmeter in Volts, neglecting the voltage drop...
1 votes
1 answer
6
GATE ECE 2020 | Question: 18
In the circuit shown below, all the components are ideal. If $V_{i}$ is $+2\:V$, the current $I_{o}$ sourced by the op-amp is __________ $\text{mA}$.
In the circuit shown below, all the components are ideal. If $V_{i}$ is $+2\:V$, the current $I_{o}$ sourced by the op-amp is __________ $\text{mA}$.
0 votes
0 answers
7
GATE ECE 2017 Set 1 | Question: 20
Which of the following can be the pole-zero configuration of a phase-lag controller (lag compensator)?
Which of the following can be the pole-zero configuration of a phase-lag controller (lag compensator)?
0 votes
0 answers
8
GATE ECE 2016 Set 3 | Question: 15
In the astable multivibrator circuit shown in the figure, the frequency of oscillation (in kHz) at the output pin $3$ is _______
In the astable multivibrator circuit shown in the figure, the frequency of oscillation (in kHz) at the output pin $3$ is _______
0 votes
0 answers
13
GATE ECE 2016 Set 1 | Question: 17
The output of the combinational circuit given below is $A+B+C$ $A(B+C)$ $B(C+A)$ $C(A+B)$
The output of the combinational circuit given below is $A+B+C$$A(B+C)$$B(C+A)$$C(A+B)$
0 votes
0 answers
15
GATE ECE 2017 Set 1 | Question: 12
For the operational amplifier circuit shown, the output saturation voltage are $\pm 15 \:V$. The upper and lower threshold voltages for the circuit are,respectively, $+ 5 \: V$ and $– 5 V$ $+ 7 \: V$ and $– 3 \: V$ $+ 3 \: V$ and $- 7 \: V$ $+ 3 \: V$ and $– 3 \: V$
For the operational amplifier circuit shown, the output saturation voltage are $\pm 15 \:V$. The upper and lower threshold voltages for the circuit are,respectively,$+ 5 ...
0 votes
0 answers
22
GATE ECE 2014 Set 3 | Question: 14
An analog voltage in the range $0$ to $8$ V is divided in $16$ equal intervals for conversion to $4$-bit digital output. The maximum quantization error (in V) is __________
An analog voltage in the range $0$ to $8$ V is divided in $16$ equal intervals for conversion to $4$-bit digital output. The maximum quantization error (in V) is ________...
0 votes
0 answers
23
GATE ECE 2016 Set 3 | Question: 14
Consider the circuit shown in the figure. Assuming $V_{EE1} = V_{EE2} = 0.7$ volt, the value of the dc voltage $V_{C2}$(in volt) is _______
Consider the circuit shown in the figure. Assuming $V_{EE1} = V_{EE2} = 0.7$ volt, the value of the dc voltage $V_{C2}$(in volt) is _______
0 votes
0 answers
25
GATE ECE 2018 | Question: 36
For the circuit given in the figure, the magnitude of the loop current (in amperes, correct to three decimal places) $0.5$ second after closing the switch is _______.
For the circuit given in the figure, the magnitude of the loop current (in amperes, correct to three decimal places) $0.5$ second after closing the switch is _______.
0 votes
0 answers
26
GATE ECE 2015 Set 2 | Question: 11
If the circuit shown has to function as a clamping circuit, then which one of the following conditions should be satisfied for the sinusoidal signal of period $T?$ $RC \ll T$ $RC = 0.35\: T$ $RC \approx T$ $RC \gg T$
If the circuit shown has to function as a clamping circuit, then which one of the following conditions should be satisfied for the sinusoidal signal of period $T?$$RC \l...
0 votes
0 answers
27
GATE ECE 2015 Set 3 | Question: 10
If the base width in a bipolar junction transistor is doubled, which one of the following statements will be TRUE? Current gain will increase Unity gain frequency will increase Emitter-base junction capacitance will increase Early Voltage will increase
If the base width in a bipolar junction transistor is doubled, which one of the following statements will be TRUE? Current gain will increase Unity gain frequency will in...
0 votes
0 answers
29
GATE ECE 2017 Set 1 | Question: 15
A good transconductance amplifier should have high input resistance and low output resistance low input resistance and high output resistance high input and output resistances low input and output resistances
A good transconductance amplifier should havehigh input resistance and low output resistancelow input resistance and high output resistancehigh input and output resistanc...
0 votes
0 answers
30
GATE ECE 2016 Set 1 | Question: 34
In the circuit shown in the figure, the maximum power (in watt) delivered to the resistor $R$ is _______
In the circuit shown in the figure, the maximum power (in watt) delivered to the resistor $R$ is _______
0 votes
0 answers
33
GATE ECE 2014 Set 4 | Question: 39
For the common collector amplifier shown in the figure, the BJT has high $\beta$, negligible $V_{CE(sat)}$, and $V_{BE}=0.7 \: V$. The maximum undistorted peak-to-peak output voltage $v_o$ (in Volts) is __________
For the common collector amplifier shown in the figure, the BJT has high $\beta$, negligible $V_{CE(sat)}$, and $V_{BE}=0.7 \: V$. The maximum undistorted peak-to-peak ou...
0 votes
0 answers
34
GATE ECE 2014 Set 1 | Question: 12
In the ac equivalent circuit shown in the figure, if $i_{in}$ is the input current and $R_{F}$ is very large, the type of feedback is voltage-voltage feedback voltage-current feedback current-voltage feedback current-current feedback
In the ac equivalent circuit shown in the figure, if $i_{in}$ is the input current and $R_{F}$ is very large, the type of feedback isvoltage-voltage feedbackvoltage-curre...
0 votes
0 answers
39
GATE ECE 2015 Set 2 | Question: 42
In the ac equivalent circuit shown, the two BJTs are biased in active region and have identical parameters with $\beta \gg 1$. The open circuit small signal voltage gain is approximately _______.
In the ac equivalent circuit shown, the two BJTs are biased in active region and have identical parameters with $\beta \gg 1$. The open circuit small signal voltage gain ...
Page: